

先进封装与集成芯片 Advanced Package and Integrated Chips



Lecture 4 : 3D & Bridge Technology Instructor: Chixiao Chen, Ph. D

Overview




- > 3D Integration Application (continued)
- Bridging Technology for 2.5D/3D Integration
- Design Consideration for 2.5D/3D Integration

3D Chip Stacking - I



Typical 3D SoChiplet: BEOL + TSV(base die only) + micro-bumping (face to back)


> 3D Stacking Memory: TSV + micro-bump + BEOL (face to face)



3D Chip Stacking - II




□ 8-stack \rightarrow 12-stack (Dimensional Scaling) \rightarrow 16-stack (New technology)



3D Stacked CMOS Image Sensor


Stacked CIS has become mainstream in mobile cameras

Back-illuminated CIS Stacked CIS



Hybrid Bonding Based CIS

Cu-Cu connections have been introduced under pixel arrays






Roadmap of 3D Stacking Sensors




□ Pixel parallel architecture is becoming reality.



Three Layer Stacked CIS with DRAM




DRAM buffer having wide data bandwidth for slow-motion capture




Three Layer Stacked CIS with DRAM

Enables slow-motion capture overcoming I/F limitation




3D Stacking of Memory and Logic Die

Vertically 3D stacking memory die and logic die with hybrid bonding, which achieve high density interconnect and decoupling fabrication.




What is Silicon Bridges and Why?

- > Large area silicon interposer with TSV has extremely high.
- > High density interconnect only occurs in local and small area.



Bridges Embedded in Substrate Process







Bridges Embedded in Epoxy Molding Compound



- FanOut technology use Epoxy molding compound (EMC) with RDLs, achieving 2µm line width
- Apple UltraFusion technology: 2xM1-Max = M1 Ultra





Fan-Out Embedded Bridge Process




Cu pad/post are first built, and followed by molding and grinding to reveal post. Then, RDL fabrication and top die bonding. (i) (iii) (11) ____ Glass Glass Glass Cu Post Fabrication & Organic interposer fabrication Bridge die attach **RDL** fabrication (iv) (v) (vi) HBM SOC Glass Logic and memory die assembly C4 bump fabrication Flip Chip assembly

Cu Plating Bath




In fan-out wafer-level packaging (FOWLP) technologies, copper posts are plated onto a temporary carrier before die attachment, resulting in a more simple way.



Silicon Bridge with Direct Bonded Tech




- > Si bridge is directly bonded to and in between processor chips using Cu pillars.
- In standard DBHi package, a cavity is etched in the laminate substrate, while in surface DBHi, no cavity is etched in the laminate, but bridge die needs grindle.



The good scalability of Fan-Out Bridge


> Molding compound can achieve large area much easier than Si-interposer.



3.5D Integration for HPC




➤3.5D integration: hybrid approach that combines elements of both 2.5D and 3D packaging technologies, with vertical die stacking and interposer/bridge technology.



Future of the 3D AI Integrated System






Design Consideration: TSV Keep-out Zone




- TSV keep-out zone (KOZ) refers to the area on a chip where devices cannot be placed near TSV, ensuring proper electrical isolation and structural integrity.
- > Normally TSV KOZ is 5-10x higher than standard cel, with 10-20 μ m diameters.



Design Consideration: https://www.ubump/TSV Redundancy




- Manufacturing defects can render some TSVs or micro-bumps non-functional, incorporating redundant devices allows the system to bypass these defective paths
- Once a failure is detected, a repair process involves shifting signals from the failed TSV to a functional one, ensuring continuous data transmission.



Design Consideration: *µ***bump/TSV Redundancy**



- Implement test structures and monitoring circuits to identify faulty TSVs. For example, voltage detectors are employed to verify their connectivity.
- Isolation is need if no die is bonded.



Design Consideration: TSV Max. Current

- TSVs in 3D IC have maximum current limits primarily due to electromigration, where high current densities cause the movement of metal atoms.
- > TSV has EM effects and loss for highly switching of power delivery netorks.

| Ref. | Akamatsu et al. ECTC 2016 | This work |
|-----------------|---|-------------------------------|
| Structure | Conventional TSV structure with microbump | Bumpless TSV structure |
| Diameter | TSV (10 μm) IMC joint (30 μm) | TSV (10 μm) |
| Temperature | 100 °C | 200 °C |
| Current density | $3.8 \times 10^5 \text{A/cm}^2$ | $7 \times 10^5 \text{A/cm}^2$ |
| Criteria | 10% | 10% |
| MTF | 4 hr | 137 hr |

Design Consideration: TSV Placement

- TSV utilization for PDN improvement at 3D chip stacking
- > TSV utilization cooperated with dedicated top power metal improved IR drop by 67%

