



復旦大學
FUDAN UNIVERSITY

先进封装与集成芯片

Advanced Package and Integrated Chips



Lecture 2 : Damascene, 2.5D Integration

Instructor: Chixiao Chen, Ph. D


- Damascene process and its application in Advanced Package
- 2.5D (2.xD) Integration technologies
 - Silicon TSV interposer
 - Fan Out Package



Why copper (Cu) interconnect ?

- Advantage of Cu interconnect
 - better conductivity (37%)
 - much less susceptibility to electromigration (10x)
 - enhanced heat dissipation (60%)

- Why do not use Cu in CMOS technology initially?
 - Diffuse Silicon/SiO₂ (i.e. poisonous for devices)
 - Difficult (even impossible) to etch by plasma
 - Quickly oxidizes in air



Key idea of Damascene Process



- IBM introduces Damascene Process, forming Cu interconnect, in 1990
- Why called it Damascene?
 - To make intricately patterned, highly polished steel that was used for swords and knives, metal-smiths in Damascus developed a specific technology.
 - Now, Damascus is the capital of modern Syria.
- Key idea of Damascene Process
 - Replace the copper etching with Chemical Mechanical Planarization
 - Insert a special barrier, typically Ta, TaN, TiN, TiW, to stop copper diffusion



Single Damascene Process

1. Dielectric (SiO_2/SiN) Deposition
2. Photolithography and Dielectric Etching, leaving trenches/vias
3. Barrier layer (TiN) deposition
4. Copper deposition by electroplating or chemical vapor deposition
 - Two step: thin seed layer + thick layer
5. Chemical-Mechanical Polishing (CMP), remove the excess

Note: TiN is conductor. Damascene is additive.




Fig. 2: Single Damascene Process Steps [1]

Dual Damascene Process

➤ Motivation: making the inter-layer vias without separate via process.

1. Two layer Dielectric Deposition
2. Trench etching (upper layer) using lithography and plasma etching
3. Via etching (lower oxide layer)
4. Barrier layer (TiN) deposition
5. Two step copper deposition
6. Chemical-Mechanical Polishing (CMP), remove the excess copper












Fig. 4: Trench First then Trench [4]

Categories of 2D-2.5D Chiplet Integration




A Deep Dive on 2.5D AI Chips



Silicon Interposer



- Silicon interposer provides extreme dense interconnect between different dies. Line space and pitch can be set to 400um/RDL layer.
- Normally no active devices in interposer, thus no functions. (if exists, called active interposer)




Architecture	Parallel Interface	Serial Interface
Package	2.5D interposer	Organic substrate
Bump pitch	40 - 55 μm	130 - 150 μm
Interc. density	$10^2 - 10^3$ IO/ mm^2	10^1 IO/ mm^2
Line space	>0.4 μm	>10 μm
Interc. length	<5 mm	<50 mm
Data rate/lane	2 - 8 Gbps	2.5 - 112 Gbps
BW density	2-3 Tbps/mm	1.6-2 Tbps/mm
Power	<0.5 pJ/bit	1.0-1.5 pJ/bit
Latency TX+RX	~ 4.5 ns	~ 5.5 ns
Bit error rate	$\ll 1\text{E}-15$	$<1\text{e}-15$ for NRZ
Standards	HBI, OpenHBI, AIB2.0	OIF, CEI 112G, USR/XSR

The Damascene Process in TSV fabrication




- A similar process is applied for TSV application, which has approximately $10\ \mu\text{m}$ opening in diameter and about $105\ \mu\text{m}$ depth, which give an aspect ratio of 10.5.













Deep Reactive Ion Etching

- Traditional wet etching methods tend to produce tapered vias, while DRIE is capable of etching these deep, narrow holes while maintaining a high aspect ratio.
- Bosch process, which alternates between etching and passivation (on the sidewalls of the via to protect them during the etching process) cycles,





Connecting Metal Routing to TSVs



Under Bump Metallization

- The UBM serves as an interface layer between the chip's bond pad and the solder or copper pillar, ensuring a reliable mechanical and electrical connection.
- Flow: PI patterning, UBM sputtering, PR patterning, bump plating, PR stripping, UBM etching and flow.
- Nickel/Ti to serve as barrier to prevent the diffusion of copper or aluminum into each other.



Packaging Flow for Silicon Interposer

➤ Die-last Chip-on-Wafer (CoW) flow

➤ Interposer can be tested before

CoW process


➤ Thin wafer to CoW

➤ Need 2x glass carrier

➤ Question: Which company complete the Front/Middle/Back end process?


➤ OSAT: Outsource Semiconductor Assembly and Test

➤ Semiconductor fab




Underfill

- Underfill refers to an epoxy-based (organic) material applied between a die and interposer, providing additional mechanical support and distributing thermal stresses evenly and enhancing electrical reliability due to solder joint fatigue.
- Capillary Underfill: underfill material is applied at one edge of the chip, and through capillary action, the material flows into the gaps between the chip and the substrate. Underfill flow: CoW alignment, solder reflow, flux cleaning, dispensing, curing.





Stress Analysis for Interposer Warpage

➤ The interposers are thinning to 100um resulting warpage.




Room Temp (25°C)	High Temp (250°C)
-198 um	153 um





Advanced Silicon Interposer Technology

- To fabricate an interposer whose area is larger than reticle size, splitting and stitching is needed. Lithography stepper has less resolution at stitching boundaries.
- To enhance the power integrity, deep trench capacity (DTC) is required, like DRAM. DTC is embedded in silicon interposer with high-k dielectric.




Roadmap of CoWoS-S Technology

- TSMC has developed 5+ generation of Silicon interposer (CoWoS-S) technology
- The main progress is the area of the interposer
- Challenges include warpage and cost.




Epoxy Molding Compound

- Conventional packages use an epoxy mold compound to fully embed the dies, rather than placing them upon a substrate or interposer.
- Epoxy resin reacts with a curing material under 180-220 C temperature, forming solid layer excellent mechanical strength and thermal stability.




RDL on Epoxy Molding Compound

➤ After a chip is encapsulated with epoxy molding compound (EMC), a dielectric layer, often a photosensitive polyimide (PI), is applied over the exposed I/O pads. The metal layer, typically copper (Cu), is then deposited and patterned to form the desired interconnects.





Fan-Out Wafer Level Packaging Technology

- Fan-In vs. Fan-Out, an cost effective way.
- EMC has a higher coefficient of thermal expansion (CTE) (10-20 ppm/°C) compared to silicon (2.6 ppm/°C). This mismatch causes die shift and warpage necessitating larger line widths and spacing.




Process time-temperature-profile



Fan-Out Wafer Level Packaging Technology




- Chip-first with die face down: ① place on a carrier ② Epoxy Molding ③ RDL
- Chip-first with die face up: ① Cu stud and Die attach ② Molding ③ grinding ④ RDL



Fan-Out Wafer Level Packaging Technology





- Chip-first with die face down: ① place on a carrier ② Epoxy Molding ③ RDL
- Chip-first with die face up: ① Cu stud and Die attach ② Molding ③ grinding ④ RDL



Organic Interposer Using Chip Last














- Issues of Chip first technology: die drift due to molding process. Limited routing metal L/S (10 μ m for Face down, 5 μ m for face up)
- Chip-last / RDL-first is developed to reduce the minimum L/S to 2 μ m.



Packaging Flow Comparison for Fan Out




Method	Chip First		Chip last
	Face up	Face down	Face down
Process flow	(a) Chip DB 	(a) Reconstitution 	(a1) Chip 
	(b) Reconstitution 	(b) RDL 	(a2) RDL 
	(c) RDL 	(c) Backend (C4 + sawing) 	(b) Flip Chip assembly 
	(d) Backend (C4 + sawing) 		(c) Backend (C4 + sawing) 
Advantages	<ul style="list-style-type: none"> • Low die shift • Good RDL routability 	<ul style="list-style-type: none"> • Low cost • Good RDL routability 	<ul style="list-style-type: none"> • RDL No Die lost • Better RDL routability • Lower thermal budget • Higher reticle sizes • Faster cycle time • Better reliability
	Dis-advantages	<ul style="list-style-type: none"> • Die lost concern • Higher thermal budget • higher cost (2 glass carriers) 	<ul style="list-style-type: none"> • Die lost concern • Higher thermal budget • Die shift • Reticle size Limitation

Silicon Interposer Vs. RDL Interposer.

- Silicon interposer adopts BEOL CMOS technology, achieving 400nm line width/spacing, 200nm via diameter.
- RDL interposers's width and pitch is 5-10x higher, but cost effective and large area.

Type	Silicon	RDL
Dielect Layer	SiO ₂	Organic Epoxy/PI
Line width / Space	400nm	2-5μm
Via Diameter	200nm	2μm
Cost	High	Low





Fan-Out for Ultra High Performance Computing



- Full wafer integration (System-on-wafer) is an emerging technology for ultra-high performance computing and high bandwidth die-to-die communication.
- Leveraging Fan-Out technology is a SoW solution with Known-Good-Dies. It also allows heterogeneous integration of compute/IO/... chiplets and integrated power.

Tesla Dojo supercomputer is the first industry full-wafer heterogeneous integration technology with good process control and high quality RDL.




Mimic power module

Connector

InFO wafer

Mimic thermal module
(Cold Plate)



Power Module

Connector

Chip 1

Chip 2

Chip 3

Thermal Module