

先进封装与集成芯片 Advanced Package and Integrated Chips



Lecture 10 : Interconnect & Partition Instructor: Chixiao Chen, Ph. D

Course Project



- Option I: Presentation (I guess most students would choose)
 - Pick up one paper from the pool (<u>https://365.kdocs.cn/l/cpbY4B34cUnj</u> first come first served), send a email or told me in wechat group, I will updated the paper selection in time.
 - ➢ If you want to pick a paper not listed, please send me an email to get granted.
 - Slides and Presentation: Prepare a 15min slides to introduce the work and 3-5 min Q&A. Send the slides to the homework mail after presentation. Presentation Day

≻Option II: Project

- Complete a component (AXI-streaming controller+PCS, PHY-TX/RX pair, Clock Generation,) design according to UCIe standard (not in a group)
- Report and Presentation: Prepare a 5 min introduction and send the design report (<10 pages A4) to the homework mail, NO need for slides, show your draft report during presentation is OK.
- 1st Deadline: Tell me your choice by 5.6 on class / mail / wechat.

Overview




From SoC Peripherals to Chiplet Interconnect

- How advanced packaging affects System Performance
- UCIe Brief Reivew
- ➢ Chiplet Partition Approach
 ➢ 2D SoC → Chiplet Partition
 ➢ 3D Soc Chiplet Partition

Memory Bandwidth Improvement




- C4 pitch: 130 um, CoWoS pitch: 40um, Hybrid Bonding Pitch: <10um</p>
- > Max Bandwidth density: HB can achieve 40-80x improvement than CoWoS
- Interconnect Energy Efficiency: 1/10 ~ 1/20 x less than CoWoS



How advanced Packaging affects Interconnect?




Given a 1466 TFLOPS @ FP8 AI processor with 64MB on-chip weight buffer storage (similar to Nvidia L40S), Please estimate the overall token rate when it is deployed to complete a 7-billion LLAMA-2 model inference (FP8). Assumed the overall model is buffered in (a) a 48GB GDDR6 external DRAM, (b) 80GB HBM2e.



How advanced Packaging affects Interconnect?





	GDDR 6 – 48GB	HBM 2E – 80GB
Per Pin Data Rate	16 Gbps	3.2Gbps
Data Pin Count Per Bank	32	1024
Per bank bandwidth	64 GBps	409.6 GBps
Bank Number	12	6
Overall Memory Bandwidth	864 GBps	~2040 GBps (with little loss)


Chiplet D2D Standard -- UCle




[PC	OTOCOL LAYER CIe ,CXL, Streaming (e.g., AXI, CH nmetric coherency, memory, etc.)	
	Flit-Aware Die-to-Die Interface (FDI)	
2	DIE-TO-DIE ADAPTER	Arb/ Mux (if multiple protocols) CRC/Retry (when applicable) Link state management Parameter negotiation &Config Registers
	Raw Die-to-Die Interface (RDI)	
	PHYSICAL LAYER	Link Training Lane Repair / Reversal (De) Scrambling, Analog Front end/ Clocking Sideband, Config & Registers Channel
	(Bumps/ Bump Map) Form Factor	

UCle Physical Layer and Bump Map










Chiplet Partition: A story beyond SoC




- Historically process is optimized for SoC to serve broader audiences
 - With chiplet, process can be further optimized to achieve better PPA



- MCM for low-cost interconnect
- stack
- **Optimizing logic with different**
- performance
- **On-board memory to improve** memory bandwidth
- Interposer for higher connection bandwidth


2D SoC → Chiplet Partition Approach






2D SoC → Chiplet Partition Example





2D SoC → Chiplet Partition Example

Apple's innovative packaging architecture that interconnects the die of two M1 Max chips to create a system on a chip (SoC) with unprecedented levels of performance and capabilities.







20-core CPU

16 high-performance cores

Ultrawide execution architecture 192KB instruction cache 128KB data cache 48MB total L2 cache

4 high-efficiency cores

Wide execution architecture 128KB instruction cache 64KB data cache 8MB total L2 cache

64-core GPU

8192 execution units Up to 196,608 concurrent threads 21 teraflops 660 gigatexels/second 330 gigapixels/second


2 video decode engines 4 video encode engines 4 ProRes encode/decode engines **Neural engine**

32 cores 22 trillion operations per second

Media engine


Hardware-accelerated H.264, HEVC

ProRes, and ProRes RAW



2D SoC \rightarrow Chiplet Partition Example

- >Nvidia's Simba use 36 Chiplet to build a 128TOPS AI accelerator system. The network is implemented by a Network-on-Package with one router and 4x D2D transmitter.
- The overall power efficiency is not good because too much communication overhead. Router Interface Serdes






GRS STX

000

2D SoC \rightarrow 3D SoC Partition Approach







2D SoC → 3D SoC Partition Example


>Why 3D partition is more attracting?


- Improves effective memory latency
- ➢ Reduces long datapath and I/O's dynamic powers
- ➢ Fits more transistors within a given package cavity size

Hypothetical processor with large cache










2D SoC \rightarrow 3D SoC Partition Example

>AMD Zen 3: 8x x86-64 CPU core in TSMC 7nm with 32MB Cache

>3D V-Cache: Extended 64MB L3 Cache via hybrid bonding



2D SoC \rightarrow 3D SoC Partition Example

> For certain applications, no single node is optimal across all points!

- Leverage common IP in mature process: High Voltage, Passive, low scaling Analog
- Advanced technology for compute only.

POP memory stack

Thermal adhesive


Package substrate Ball Grid Array

Top die Microbump

> Base die Bump


DRAM can be further stacked

Transistor design target range




2D SoC \rightarrow 3D SoC Partition Example

Since Lakefield, Intel use 3D stacking structure for mobile HP CPU products



Partition for Reuse and Flexibility





- Form factor/chiplet size (hard to support too many sizes, unnecessarily large silicon increases costs)
- Power delivery: pinouts, supported voltage(s), voltage regulation, current draw, required decap
- Thermal budgeting/allowance, cooling solutions
- Design for reuse in large-scale design

How to leverage wafer-scale systems across smaller scales?

