

Fully Custom Deep Learning Hardware


Chixiao Chen

Announcement


- This is the last class of our courses this semester.
- Our final project will be presented on Jun 20, 9:30am.
 - Location: 新金博大楼 @ Handan Campus
 - 20min for each student, 2 hours for total
 - 15 min for presentation, 5 min for Q&A
 - **High recommend**: do not use more than 25 slides.

Lecture Last time

- PE (CGRA) Based Arch for Deep Learning
- Efficient Data flow to avoid repeated data bandwidth



$$\begin{bmatrix} \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot \end{bmatrix} * \begin{bmatrix} \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \end{bmatrix} = \begin{bmatrix} \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot \end{bmatrix} \quad \begin{bmatrix} \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot \end{bmatrix} * \begin{bmatrix} \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \end{bmatrix} = \begin{bmatrix} \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot \end{bmatrix} \quad \begin{bmatrix} \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot \end{bmatrix} * \begin{bmatrix} \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot & \cdot & \cdot \end{bmatrix} = \begin{bmatrix} \cdot & \cdot & \cdot \\ \cdot & \cdot & \cdot \end{bmatrix}$$




Overview

- Algorithm / Software / Hardware Codesign
 - Bit-width reduction
 - Sparsity
- Processing in Memory (PiM, CiM)

Cost of Operation

MAC is the key energy consumer in a deep learning processor, and it is highly related to the bit width

Multiplication follows a square rate law.



[Horowitz, "Computing's Energy Problem (and what we can do about it)", ISSCC 2014]

$$A \times B = (A_{MSB} \ll 8 + A_{LSB}) \times (B_{MSB} \ll 8 + B_{LSB})$$


$$= A_{MSB}B_{MSB} \ll 16 + [A_{MSB}B_{LSB} + A_{LSB}B_{MSB}] \ll 8 + A_{LSB}B_{LSB},$$

Floating Point → Fixed Point


Question:

Human brains
never have 32b
floating range
and accuracy,
why DL need to
use such
presentation?

Floating Point




Fixed Point



Ideal Precision


- For no loss in precision, **M** is determined based on largest filter size (in the range of 10 to 16 bits for popular DNNs)



- But we do not really need that, many sum are zeros (ReLU).

Impact on Accuracy


Top-1 accuracy
on of CaffeNet
on ImageNet



	Layer outputs	CONV parameters	FC parameters	32-bit floating point baseline	Fixed point accuracy
LeNet (Exp 1)	4-bit	4-bit	4-bit	99.1%	99.0% (98.7%)
LeNet (Exp 2)	4-bit	2-bit	2-bit	99.1%	98.8% (98.0%)
Full CIFAR-10	8-bit	8-bit	8-bit	81.7%	81.4% (80.6%)
SqueezeNet top-1	8-bit	8-bit	8-bit	57.7%	57.1% (55.2%)
CaffeNet top-1	8-bit	8-bit	8-bit	56.9%	56.0% (55.8%)
GoogLeNet top-1	8-bit	8-bit	8-bit	68.9%	66.6% (66.1%)




2. Bit Precision Reconfigurability

□ Optimal Weight Precision Depends on Networks



Fine Tuning Methodology

- Training after quantization



Avoiding Dynamic Fixed Point

Batch normalization 'centers' dynamic range

AlexNet
(Layer 6)





Image Source: Moons
et al, WACV 2016

'Centered' dynamic ranges might reduce need for
dynamic fixed point

Precision Varies from Layer to Layer

Tolerance	Bits per layer (I+F)
AlexNet (F=0)	
1%	10-8-8-8-8-8-6-4
2%	10-8-8-8-8-8-5-4
5%	10-8-8-8-7-7-5-3
10%	9-8-8-8-7-7-5-3




Fully-Variable Weight Precision

□ “UNPU”-Bit-serial Processing – **Variable from 1b to 16b**

UNPU
ISSCC2018

KAIST



Lee, Jinmook, et al. "UNPU: A 50.6 tops/w unified deep neural network accelerator with 1b-to-16b fully-variable weight bit-precision." ISSCC2018


Binary Nets

- **Binary Connect (BC)**

- Weights $\{-1, 1\}$, Activations 32-bit float
- MAC $\rightarrow$ addition/subtraction
- Accuracy loss: **19%** on AlexNet

[Courbariaux, NIPS 2015]

Binary Filters



- **Binarized Neural Networks (BNN)**

- Weights $\{-1, 1\}$, Activations $\{-1, 1\}$
- MAC $\rightarrow$ XNOR
- Accuracy loss: **29.8%** on AlexNet

[Courbariaux, arXiv 2016]

Scale the Weights and Activations

- **Binary Weight Nets (BWN)**

- Weights $\{-\alpha, \alpha\} \rightarrow$ except first and last layers are 32-bit float
- Activations: 32-bit float
- α determined by the l_1 -norm of all weights in a layer
- Accuracy loss: **0.8%** on AlexNet

- **XNOR-Net**


- Weights $\{-\alpha, \alpha\}$
- Activations $\{-\beta_i, \beta_i\} \rightarrow$ except first and last layers are 32-bit float
- β_i determined by the l_1 -norm of all activations across channels **for given position i** of the input feature map
- Accuracy loss: **11%** on AlexNet

Hardware needs to support both activation precisions


Scale factors (α, β_i) can change per layer or position in filter

XNOR-Net

(1) Binarizing Weight



$$\frac{1}{n} \|W\|_{\ell_1} = \alpha$$



(2) Binarizing Input

Inefficient




Redundant computations in overlapping areas

$$\frac{1}{n} \|X_1\|_{\ell_1} = \beta_1$$


$$\frac{1}{n} \|X_2\|_{\ell_1} = \beta_2$$

K



(3) Binarizing Input


Efficient




$$A * K = \beta_1$$

$$A * K = \beta_2$$

K



(4) Convolution with XNOR-Bitcount



$$\approx \left[\text{sign}(I) * \text{sign}(W) \right] \odot K \odot \alpha$$

Ternary Nets

- **Allow for weights to be zero**
 - Increase sparsity, but also increase number of bits (2-bits)
- **Ternary Weight Nets (TWN)** [Li et al., arXiv 2016]
 - Weights $\{-w, 0, w\} \rightarrow$ except first and last layers are 32-bit float
 - Activations: 32-bit float
 - Accuracy loss: 3.7% on AlexNet
- **Trained Ternary Quantization (TTQ)** [Zhu et al., ICLR 2017]
 - Weights $\{-w_1, 0, w_2\} \rightarrow$ except first and last layers are 32-bit float
 - Activations: 32-bit float
 - Accuracy loss: 0.6% on AlexNet


Non-Linear Quantization

- **Precision** refers to the **number of levels**
 - Number of bits = $\log_2$ (number of levels)
- **Quantization:** mapping data to a smaller set of **levels**
 - Linear, e.g., fixed-point
 - Non-linear
 - Computed
 - Table lookup


Objective: Reduce size to improve speed and/or reduce energy
while preserving accuracy

Computed Non-linear Quantization

Log Domain Quantization




$$\text{Product} = X * W$$



$$\text{Product} = X \ll W$$


Log Domain Computation



[Miyashita et al., arXiv 2016]

Reduce Precision Overview

- **Learned mapping of data to quantization levels (e.g., k-means)**



*Implement with
look up table*


[Han et al., ICLR 2016]

- **Additional Properties**
 - Fixed or Variable (across data types, layers, channels, etc.)

Non-Linear Quantization Table Lookup

Trained Quantization: Find K weights via K -means clustering to reduce number of unique weights *per layer* (weight sharing)

Example: AlexNet (no accuracy loss)
256 unique weights for CONV layer
16 unique weights for FC layer



Consequences: Narrow weight memory and second access from (small) table

Summary of Reduce Precision

Category	Method	Weights (# of bits)	Activations (# of bits)	Accuracy Loss vs. 32-bit float (%)
Dynamic Fixed Point	w/o fine-tuning	8	10	0.4
	w/ fine-tuning	8	8	0.6
Reduce weight	Ternary weights Networks (TWN)	2*	32	3.7
	Trained Ternary Quantization (TTQ)	2*	32	0.6
	Binary Connect (BC)	1	32	19.2
	Binary Weight Net (BWN)	1*	32	0.8
Reduce weight and activation	Binarized Neural Net (BNN)	1	1	29.8
	XNOR-Net	1*	1	11
Non-Linear	LogNet	5(conv), 4(fc)	4	3.2
	Weight Sharing	8(conv), 4(fc)	16	0

* first and last layers are 32-bit float



Network Sparsity

- Human's neurons are highly sparse
- So as the matrix multiplication in NNs
- Exploiting Sparsity in Deep learning hardware
- Reducing numbers of Ops and Weights
- Activation Statistics
- Network Pruning
- Knowledge Distillation


$$\begin{pmatrix} 1.0 & 0 & 5.0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 3.0 & 0 & 0 & 0 & 0 & 11.0 & 0 \\ 0 & 0 & 0 & 0 & 9.0 & 0 & 0 & 0 \\ 0 & 0 & 6.0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 7.0 & 0 & 0 & 0 & 0 \\ 2.0 & 0 & 0 & 0 & 0 & 10.0 & 0 & 0 \\ 0 & 0 & 0 & 8.0 & 0 & 0 & 0 & 0 \\ 0 & 4.0 & 0 & 0 & 0 & 0 & 0 & 12.0 \end{pmatrix}$$

Sparsity in Fmaps


Many **zeros** in **output fmaps** after **ReLU**



I/O Compression in Eyeriss




Data Gating / Zero Skipping in Eyeriss



Pruning – Make Weights Sparse


- **Optimal Brain Damage**

1. Choose a reasonable network architecture
2. Train network until reasonable solution obtained
3. Compute the second derivative for each weight
4. Compute saliencies (i.e. impact on training error) for each weight
5. Sort weights by saliency and delete low-saliency weights
6. Iterate to step 2



Pruning – Make Weights Sparse

Prune based on *magnitude* of weights



Example: AlexNet

Weight Reduction: CONV layers 2.7x, FC layers 9.9x
(Most reduction on fully connected layers)

Overall: 9x weight reduction, 3x MAC reduction

Compression of Weights & Activations

- Compress weights and activations between DRAM and accelerator
- Variable Length / Huffman Coding

Example:

Value: **16'b0** → Compressed Code: {**1'b0**}

Value: **16'bx** → Compressed Code: {**1'b1**, **16'bx**}


- Tested on AlexNet → **2× overall BW Reduction**

Layer	Filter / Image bits (0%)	Filter / Image BW Reduc.	IO / HuffIO (MB/frame)	Voltage (V)	MMACs/ Frame	Power (mW)	Real (TOPS/W)
General CNN	16 (0%) / 16 (0%)	1.0x		1.1	—	288	0.3
AlexNet 11	7 (21%) / 4 (29%)	1.17x / 1.3x	1 / 0.77	0.85	105	85	0.96
AlexNet 12	7 (19%) / 7 (89%)	1.15x / 5.8x	3.2 / 1.1	0.9	224	55	1.4
AlexNet 13	8 (11%) / 9 (82%)	1.05x / 4.1x	6.5 / 2.8	0.92	150	77	0.7
AlexNet 14	9 (04%) / 8 (72%)	1.00x / 2.9x	5.4 / 3.2	0.92	112	95	0.56
AlexNet 15	9 (04%) / 8 (72%)	1.00x / 2.9x	3.7 / 2.1	0.92	75	95	0.56
Total / avg.	—	—	19.8 / 10	—	—	76	0.94
LeNet-5 11	3 (35%) / 1 (87%)	1.40x / 5.2x	0.005 / 0.001	0.7	0.3	25	1.07
LeNet-5 12	4 (26%) / 6 (55%)	1.25x / 1.9x	0.050 / 0.042	0.8	1.6	35	1.75
Total / avg.	—	—	0.053 / 0.043	—	—	33	1.6


Sparse Matrix-Vector DSP

- Use CSC rather than CSR for SpMxV

Compressed Sparse Row (CSR)



Compressed Sparse Column (CSC)




Reduce memory bandwidth (when not $M \gg N$)
For DNN, M = # of filters, N = # of weights per filter

EIE: A Sparse Linear Algebra Engine

- Process Fully Connected Layers (after Deep Compression)
- Store weights column-wise in Run Length format
- Read relative column when input is non-zero


Supports Fully Connected Layers Only




Network Architecture Design

Build Network with series of Small Filters

GoogleNet/Inception v3



VGG-16



Network Architecture Design

Reduce size and computation with 1x1 Filter (**bottleneck**)





Figure Source:
Stanford cs231n

Used in Network In Network(NiN) and GoogLeNet

[Lin et al., ArXiv 2013 / ICLR 2014] [Szegedy et al., ArXiv 2014 / CVPR 2015]

Network Architecture Design

Reduce size and computation with 1x1 Filter (**bottleneck**)




Used in Network In Network(NiN) and GoogLeNet

[Lin et al., ArXiv 2013 / ICLR 2014] [Szegedy et al., ArXiv 2014 / CVPR 2015]

Network Architecture Design


Reduce size and computation with 1x1 Filter (**bottleneck**)



Used in Network In Network(NiN) and GoogLeNet

[Lin et al., ArXiv 2013 / ICLR 2014] [Szegedy et al., ArXiv 2014 / CVPR 2015]

Knowledge Distillation




Neuromorphic Implementation

Analog Computing etc.

True north

DARPA funded
the first brain-
inspired
processor

1 Million Neurons
70 mW




Analog Computation

- **Conductance = Weight**
- **Voltage = Input**
- **Current = Voltage $\times$ Conductance**
- **Sum currents for addition**

$$Output = \sum Weight \times Input$$

Input = $V_1, V_2, \dots$

Filter Weights = $G_1, G_2, \dots$ (conductance)




Weight Stationary Dataflow

Memristor Computation


Use memristors as programmable weights (resistance)

- **Advantages**
 - **High Density (< 10nm x 10nm size*)**
 - ~30x smaller than SRAM**
 - 1.5x smaller than DRAM**
 - **Non-Volatile**
 - **Operates at low voltage**
 - **Computation within memory (in situ)**
 - Reduce data movement


Memristor



(a) Conceptual view of a ReRAM cell




(b) I-V curve of bipolar switching




(c) schematic view of a crossbar architecture

$$b_j = \sigma\left(\sum_{\forall i} a_i \cdot w_{i,j}\right)$$




(a) An ANN with one input and one output layer



(b) using a ReRAM crossbar array for neural computation

RRAM Array for Analog Computation



P. Yao, Nature Comm. 2017
W. Wu, VLSI 2018

Tsinghua Univ.

Applications



- Face recognition
- Tested on Yale face dataset

Analog RRAM array

- 1K 1T1R cells
- Layer's input $\rightarrow$ BL pulse input
- Synaptic weight $\rightarrow$ cell conduc.
- Layer's output $\rightarrow$ SL current

MNIST with 8 2K-arrays:

- accuracy > 96%



Yao, Peng, et al. "Face classification using electronic synapses." *Nature communications* 8 (2017): 15199.

Challenges with Memristors

- **Limited Precision**
- **A/D and D/A Conversion**
- **Array Size and Routing**
 - Wire dominates energy for array size of $1k \times 1k$
 - IR drop along wire can degrade read accuracy
- **Write/programming energy**
 - Multiple pulses can be costly
- **Variations & Yield**
 - Device-to-device, cycle-to-cycle
 - Non-linear conductance across range

Conclusion