Deep Learning Processors Data Flow & Domain Specific Architecture

Chixiao Chen

Announcement

- We do not have class on 5/23, 5/20. 6/6's class is on pending
- HW 4 is merged with Final Project
- HW4 & Final PJ will be on-line this week end.
 - Option I: Implementing a SIMD instruction to perform a NN (RTL) & propose a new technique (not mentioned from class) to further increase the performance (reference and slides)
 - Option II: Implementing an **advanced** instruction to realize the NN

Lecture Last Time

Vector Processor and SIMD



Lecture Last Time

• Multithread Pipeline Architecture & GPU



SM													
L1 Instruction Cache													
	1.0 Inst	ruction Co	acha			1.0.1	estruct	ion C	acho				
Wa	rp Sched	uler (32 th	nread/clk)		Warp Scheduler (32 thread/clk)								
Di	spatch U	read/clk)		Dispatch Unit (32 thread/clk)									
Register File (16,384 x 32-bit)					Register File (16,384 x 32-bit)								
FP64 INT	INT FI	P32 FP32			FP64	INT INT	FP32	FP32					
FP64 INT	INT F	P32 FP32			FP64	INT INT	FP32	FP32					
FP64 INT	INT F	P32 FP32		TENSOR CORE	FP64	INT INT	FP32	FP32	TENSOR CORE				
FP64 INT	INT FI	P32 FP32	TENSOR		FP64	INT INT	FP32	FP32		TENSOR CORE			
FP64 INT	INT FI	P32 FP32	CORE		FP64	INT INT	FP32	FP32					
FP64 INT	INT F	P32 FP32			FP64	INT INT	FP32	FP32					
FP64 INT	INT F	P32 FP32			FP64	INT INT	FP32	FP32					
FP64 INT	INT F	P32 FP32			FP64	INT INT	FP32	FP32					
LD/ LD/ LD/ ST ST ST	LD/ L ST S	D/ LD/ ST ST	LD/ LD/ ST ST	SFU	LD/ LD/ ST ST	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ LD/ ST ST	SFU			
Wa	Warp Scheduler (32 thread/clk)						Warp Scheduler (32 thread/clk)						
Di	spatch U	nit (32 thr	read/clk)			Dispatc	h Unit (32 th	read/clk)				
Register File (16,384 x 32-bit)					Register File (16,384 x 32-bit)								
FP64 INT	INT F	P32 FP32			FP64	INT INT	FP32	FP32					
FP64 INT	INT FI	P32 FP32			FP64	INT INT	FP32	FP32					
FP64 INT	INT FI	P32 FP32	TENSOR	TENSOR	FP64	INT INT	FP32	FP32					
FP64 INT	INT F	P32 FP32			FP64	INT INT	FP32	FP32	TENSOR	TENSOR			
FP64 INT	INT F	P32 FP32	CORE	CORE	FP64	INT INT	FP32	FP32	CORE	CORE			
FP64 INT	INT FI	P32 FP32			FP64	INT INT	FP32	FP32					
FP64 INT	INT F	P32 FP32			FP64	INT INT	FP32	FP32					
FP64 INT	INT FI	P32 FP32			FP64	INT INT	FP32	FP32					
LD/ LD/ LD/ ST ST ST	LD/ L ST S	D/ LD/ ST ST	LD/ LD/ ST ST	SFU	LD/ LD/ ST ST	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ LD/ ST ST	SFU			
128KB L1 Data Cache / Shared Memory													
Tex	Tex Tex												

Overview

- Deep learning hardware not using instructions
- Reconfigurable hardware
 - FPGA
 - CGRA
- Data flows
 - Systolic arrays
 - Weight/output/Row stationary

End of Instruction-based Processor ?

• Moore's Law, especially Dennard Scaling, is ending.



Accelerator without Instruction Arch

- Idea: Leverage dark silicon to "fight" the utilization wall
- Insights:
 - Power is now more expensive than area
 - Specialized logic can improve energy efficiency by 10-1000x
- Accelerator is the basic specializing method



Reconfigurable Computing Devices

FPGA

Reconfigurable Computing and Architecture

- From the traditional reconfigurable architecture and hardware
- best known reconfigurable architectures: FPGA
 - configuration block: bit level
 - data routing the major challenge
- We also called it fine-grained reconfigurable architectures.



Look-up-table based Configurability

- Basic structure of LUT: SRAM + Switches/ MUX's
- Mapping of "any" logic generate bit table







Cluster based element

• CLB = Configurable logic block

 Locally, a CLB has crossbar, LUTs DFFs, Carry in/out logic



Global Fabric

- Interconnection between CLBs:
- CB = connection boxes
- SB = switch boxes





Modern FPGA has something more than CLB

- CLB is not efficient for data storage, need something like SRAM (known as BRAM in FPGA)
- Multiplier and accumulator is also not efficient (DSP)



DSP block in FPGA

• DSP48 IP in Xilinx FPGA



×

c[0]

A second thought

- FPGA using IPs for efficiency, so when we using FPGA, we first want to maximize the IP utilization
- Question: Is FPGA a real fine-grained reconfigurable hardware now?

	Kintex UltraScale	Kintex UltraScale+	Virtex UltraScale	Virtex UltraScale+	Zynq UltraScale+
MPSoC Processing System					
System Logic Cells (K)	318-1,451	356-1,143	783-5,541	862-3,780	103-1,143
Block Memory (Mb)	12.7-75.9	12.7-34.6	44.3-132.9	23.6-94.5	4.5-34.6
UltraRAM (Mb)		0-36		90-360	0=36
HBM DRAM (GB)				0-8	
DSP (Slices)	768-5,520	1,368-3,528	600-2,880	2,280-12,288	240-3,528

Case study – Microsoft Catapult

- Microsoft servers are no longer CPU/GPU only based, they are CPU/GPU/FPGA based
- FPGA is more efficient for domain specific tasks
 - FPGA (unconfigured) has 3962 18bit ALUs and 5 MiB of on-chip memory
 - Programmed in Verilog RTL
 - Shell is 23% of the FPGA



Catapult for Deep Learning

• CNN accelerators, can be matched to multiple FPGAs





- The architecture justifies the economics
 - 1. Can act as a local compute accelerator
 - 2. Can act as a network/storage accelerator
 - 3. Can act as a remote compute accelerator



Coarse-Grained Reconfigurable Architecture

- Computing Blocks (PEs) and switched based routing
- Less flexible than finegrained reconfigurable architectures
- But easier to program
- Fast reconfiguration



MorphoSys (Singh et al 2000)

Overall Architecture

• Inside each Reconfigurable cell



In history

- CGRA was once a specific category for high performance design, but it never succeed
- But CGRA people never give up.





DARPA Software defined hardware Project in 2017

CGRA / FPGA Today

- CGRA as a specific chip category no longer exists
- BUT MOST FPGA implementation, even ASIC, design using CGRA ideas (Thinker from 清华)

Catapult view with PEs \rightarrow



Data Flows

Routing among PE arrays

Memory Access is the Bottleneck



Example: AlexNet [NIPS 2012] has 724M MACs

→ 2896M DRAM accesses required



Do we really need so many memory access?



- Assume we have two M x M matrix
- Questions: How many scalar multiplication we need? How many data we really need to read/write from/to memory?

Data flow Example for Matrix Multiplication With multiple PEs (CGRA)

Systolic Array



^{#2} lec #1 Spring 2003 3-11-2003

Data flow Example for Matrix Multiplication With multiple PEs (CGRA)

Systolic Array



Example source: http://www.cs.hmc.edu/courses/2001/spring/cs156/

#3 lec #1 Spring 2003 3-11-2003

Data flow Example for Matrix Multiplication With multiple PEs (CGRA) Systolic Array



Example source: http://www.cs.hmc.edu/courses/2001/spring/cs156/

^{#4} lec # 1 Spring 2003 3-11-2003

Data flow Example for Matrix Multiplication With multiple PEs (CGRA)

Systolic Array



Example source: http://www.cs.hmc.edu/courses/2001/spring/cs156/

^{#5} lec #1 Spring 2003 3-11-2003



#9 lec # 1 Spring 2003 3-11-2003

Case Study: TPU using systolic array

- Google's DNN ASIC
- 256 x 256 8-bit matrixmultiply unit
- Large softwaremanaged scratchpad
- Coprocessor on the PCIe bus









More chance of Bandwidth saving



н

Sliding Window Processing

8

 $\leftarrow R \rightarrow$

Ð

 $E \longrightarrow$

1) Matrix Multiplication

2) Sliding window

High Dimensional CNN

More chance of Bandwidth saving

3) Filter sharing

4) Feature sharing



Types of Data Reuse in CNN

Data Reuse relaxes the bandwidth requirement

Convolutional Reuse

CONV layers only (sliding window)



Image Reuse

CONV and FC layers



Filter Reuse

CONV and FC layers (batch size > 1)



Reuse: Image pixels Filter weights

Reuse: Image pixels

Reuse: Filter weights



Memory Access is the Bottleneck

Data Reuse relaxes the bandwidth requirement



Opportunities: 1 data reuse 2 local accumulation



- Can reduce DRAM reads of filter/image by up to 500×
- Partial sum accumulation does NOT have to access DRAM
- Example: DRAM access in AlexNet can be reduced from 2896M to 61M (best case)



Spatial Architecture for CNN

Using CGRA idea, but routing is application specific

Data flow





Low-Cost Local Data Access

The design methodology using the memory hierarchy idea but no need for coherency

How to exploit **1** data reuse and **2** local accumulation with *limited* low-cost local storage?

specialized processing dataflow required!



Weight Stationary (WS)

Common data flows for multi PE designs



- Minimize weight read energy consumption
 - maximize convolutional and filter reuse of weights
- Examples:

[Chakradhar, /SCA 2010] [nn-X (NeuFlow), CVPRW 2014] [Park, /SSCC 2015] [Origami, GLSVLS/ 2015]



Output Stationary (OS)

Common data flows for multi PE designs



- Minimize partial sum R/W energy consumption
 - maximize local accumulation
- Examples:

[Gupta, ICML 2015] [3 [Peemen, ICCD 2013]

[ShiDianNao, ISCA 2015]



Row Stationary







Row Stationary







Row Stationary







Row Stationary







Row Stationary

> PE 1 Row 1

A specific Data flow for CNNs stride = 1



Row 1 *













Convolutional Reuse Maximized



Filter rows are reused across PEs horizontally



Convolutional Reuse Maximized



Image rows are reused across PEs diagonally



Maximize 2D Accumulation in PE Array



Partial sums accumulate across PEs vertically



Dataflow Comparison: CONV Layers



Conclusions

FPGA, CGRA, Data flow (systolic Array)