

先进封装与集成芯片 Advanced Package and Integrated Chips




Lecture 3 : 3D Integration: TSV and HB Instructor: Chixiao Chen, Ph. D

Overview



- TSV middle and last fabrication
- Hybrid Bonding
- ➢ 3D Stacking Technology in Commercial Products
 - ➢ 3D Stacking Memories (HBM)
 - > 3D Stacking Sensors


Through silicon via is the via in a piece of silicon letting the signals from the topside to the bottom-side or vice versa.





TSV fabrication Process flow



(1) Via-middle process flow









TSV revealing and routing issue Only available in semiconductor fab

(2) Frontside via-last process flow










Not easy to implement high aspect ratio TSV Can be implemented in OSAT


(3) Backside via-last process flow












No limitation for routing rules.

What is Hybrid Bonding ?

- Hybrid bonding (HB) is a dielectric bond combined with a metal bond to form an interconnection.
- Effectively replaces the Under Bump Metallization (UBM), underfill and microbumps with a direct connection.
- HB has much higher density than solder bumping technology.
- HB involves D2W or W2W processing at low temperature (<300 C) to initial high bond strengths.





Hybrid Bonding Process




> Benefits:

- ➤Scalable pitch
- > 10x+ density over solder
- Improved current carrying capability
- Better thermomechanical performance
- Challenges:

> Test


Processing & Assembly




Two Types of Hybrid Bonding



From design perspective, W2W HB requires same die area for both top and bottom chiplets.



Hybrid Bonding Interconnect Parasitic





- Hybrid bonding pads area & height << solder microbumps
- Enables improved resistance and capacitance
- However, need to consider drivers & other circuitry(*)

(*) A. Elsherbini et al, "Hybrid Bonding Interconnect for Advanced Heterogeneously Integrated Processors," 2021 (ECTC)

Surface Preparation

- The nano topography is extremely important for HB, the surface must be flat and smooth through CMP process.
- Small particles/surface defects can cause 10-1000s of failed connections
- Metal pads must be precisely recessed to form consistent and strong bonds.
- > "Dishing" effects is used for annealing.






Post Bonding Void



Hybrid Bonding Process


- After both surfaces are prepared, the dielectric surfaces are Plasma-activated to be hydrophilic.
- Surface activation can be evaluated with a Contact Angle Measurement.
- The two layers are brought together at room temperature and undergo Hydrophilic oxideoxide bonding.






Hybrid Bonding Annealing Process







- After the oxides are bonded together, the system is annealed.
- Due to a mismatch in coefficients of thermal expansion between the oxide and metal (metal CTE > oxide CTE), the metal expands to close the dishing gap.
- Internal pressures and low heat increase the driving forces for diffusion within the metal and achieve a strong bond between surfaces. (external pressure is optional)



Placement Accuracy

- Due to the extremely small connection sizes supported by Hybrid Bonding, placement accuracy is crucial when forming the bonds.
- Size, shape, and contrast of design can be optimized to improve image recognition.
- CMP and dicing optimization, along with surface protection can improve die quality.
- Vibration, cleanliness, and thermal control along with Bond Head Parallelism can optimize the tool's function.







High Bandwidth Memory Roadmap




□ Comparison table of HBM1, HBM2, and HBM2E

Items	HBM1	HBM2	HBM2E
Pin Data Rate	1Gb/s/pin	2.4Gb/s/pin	3.2~3.6Gb/s/pin
Burst length	BL2 legacy mode	BL2 legacy mode BL4 pseudo-ch. mode	BL4 pseudo-ch. mode
# of IO and CH	8CH, 128IO/CH	8CH, 128IO/CH 16p-CH, 64IO/p-CH	16p-CH, 64IO/p-CH
Access Granularity	32B (256 bit prefetch)	\	÷
Bandwidth	128GB/s	307GB/s	410~461GB/s
Voltage (VDDC/VDDQ/VPPE)	1.2V/1.2V/2.5V	+	÷
Interface	CMOS (Un-term)	+	÷
Cube density	1GB (4-high core DRAM)	8/4/2GB (8/4/2-high)	16/8GB (8/4-high)
Core DRAM density	2Gb	8Gb+1Gb (ECC)	16Gb+2Gb (ECC) + 1.5Gb (OD-ECC)

HBM Packaging Process



- Via Middle TSV + Double Side Micro-Bumping + Chip to Wafer Stakcing
- Known-Good-Stacking-Die Test in Wafer level



HBM Packaging Process



Via (TSV) Formation - Process : Via Etch, Liner Dep, High AR Gap-Fill Bump Formation - Concern : KOZ, IMD Integrity, Cu Contamination - Process : Electroplating - Concern : Process Uniformity, Yield Reliability (Mechanical/Thermal) Wafer Thinning

- Process : Temporary wafer bonding/debonding,

Thinning/Via Reveal


 Concern : TTV Control, Adhesive Residue, Throughput, **Backside Passivation**

Wafer


Carrier

Chip Stack/Underfill

- Process : Pre-applied Underfill (NCF), Post Gap-fill (MUF)
- Concern : Productivity, Thin Die Handling, Stress/Warpage Control, Reliability (Void, Adhesion, Joint Reliability)




Mass Reflow-Molded Under-Fill Process



Chip Stacking - I




- > Typical 3D SoChiplet: BEOL + TSV(base die only) + micro-bumping (face to back)
- > 3D Stacking Memory: TSV + micro-bump + BEOL (face to face)



Chip Stacking - II




□ 8-stack \rightarrow 12-stack (Dimensional Scaling) \rightarrow 16-stack (New technology)



TSV Placement - I




- TSV utilization for PDN improvement at 3D chip stacking
- > TSV utilization cooperated with dedicated top power metal improved IR drop by 67%



TSV Placement – II




Base die TSV-PHY alignment for ensuring a proper TSV signal fetch



3D Stacked CMOS Image Sensor


Stacked CIS has become mainstream in mobile cameras

Back-illuminated CIS Stacked CIS



Hybrid Bonding Based CIS

Cu-Cu connections have been introduced under pixel arrays






Roadmap of 3D Stacking Sensors




□ Pixel parallel architecture is becoming reality.



Three Layer Stacked CIS with DRAM




DRAM buffer having wide data bandwidth for slow-motion capture



Three Layer Stacked CIS with DRAM

Enables slow-motion capture overcoming I/F limitation



Lidar (SPAD) with Cu-Cu Bonding

Cu-Cu hybrid bonding enables single-photon-avalanche-diode (SPAD, dToF sensor) to enter the back illuminated era.

