

# 先进封装与集成芯片 Advanced Package and Integrated Chips



Lecture 2 : Damascene, 2.5D Integration Instructor: Chixiao Chen, Ph. D

#### **Schedule**



#### ≻ From 2.26 to 6.10

- 4 weeks for Advanced Packaging
- 4 weeks for die-to-die circuit design
- ➤ 3 weeks for integrated chips system
- Project and Presentation: May 27/Jun 3 & 10
   >5.27 is 校庆日, to be determined (TBD)
   >6.10 is 端午节, 放假
- CICC Week (April 21-24)
- ➢ ISCAS Week (May 19-22)➢ 清明节、劳动节 do not affect us so far.


第二学期 2024年2月18日至2024年6月29日										
周次	H	—	Ξ	Ξ	四	五	六	备注		
0	2/18	19	20	21	22	23	24	9. 本科生线上申请补考,2月21日		
1	25	26	27	28	29	3/1	2	至25日补考,2月25日注册,2 月26日上课。		
2	3	4	5	6	7	8	9	10. 研究生线上申请补考,2月21日		
3	10	11	12	13	14	15	16	至25日补考,2月23日注册,2 月26日上课。		
4	17	18	19	20	21	22	23			
5	24	25	26	27	28	29	30	节及端午节放假以学校办通知为   准。		
6	31	4/1	2	3	4	5	6	12.5月17日、18日第62届校田径 运动会暨第5届教工趣味运动		
7	7	8	9	10	11	12	13	会,5月17日停课一天。		
8	14	15	16	17	18	19	20	<ul> <li>13. 5月27日建校119周年,开展核 庆学术活动等。</li> <li>14. 2024届本科生、研究生毕业典 礼于第17周举行。</li> <li>15. 通识教育课程考试安排在第16</li> </ul>		
9	21	22	23	24	25	26	27			
10	28	29	30	5/1	2	3	4			
11	5	6	7	8	9	10	11	周,第17、18周为停课考试周。 16. 第二学期于2024年6月29日结		
12	12	13	14	15	16	17	18	束,共计18教学周(包括考试)。		
13	19	20	21	22	23	24	25	17.2024年6月30日起开展各类本 科生暑期教学活动,研究生		
14	26	27	28	29	30	31	6/1	FIST课程、暑期学校等。 18. 研究生寒假、暑假时间由院系和		
15	2	3	4	5	6	7	8	导师根据培养计划妥善安排。		
16	9	10	11	12	13	14	15	19. 教职工原则上每学期提前一周」 班,延后一周开始寒暑假轮休。		
17	16	17	18	19	20	21	22	具体时间安排由学校办另行通		
18	23	24	25	26	27	28	29	知。		

#### **Overview**



- Review of Integrated Chips Structure
- Damascene process and its application in Advanced Package
- > 2.5D (2.xD) Integration technologies
  - Silicon TSV interposer
  - Fan Out and RDL
  - Silicon bridge

#### **A Deep Dive on SOTA AI Chips**




## Why copper (Cu) interconnect ?





- ➢ better conductivity (37%)
- much less susceptibility to electromigration (10x)
- enhanced heat dissipation (60%)

- Why do not use Cu in CMOS technology initially?
  - > Diffuse Silicon/SiO<sub>2</sub> (i.e. poisonous for devices)
  - Difficult (even impossible) to etch by plasma
  - Quickly oxidizes in air







### **Key idea of Damascene Process**

- > IBM introduces Damascene Process, forming Cu interconnect, in 1990
- > Why called it Damascene?
  - To make intricately patterned, highly polished steel that was used for swords and knives, metal-smiths in Damascus developed a specific technology.
  - > Now, Damascus is the capital of modern Syria.
- Key idea of Damascene Process
  - Replace the copper etching with Chemical Mechanical Planarization
  - Insert a special barrier, typciall Ta, TaN, TiN, TiW, to stop copper diffusion






### Single Damascene Process


- 1. Dielectric (SiO<sub>2</sub>/SiN) Deposition
- 2. Photolithography and Dielectric Etching, leaving trenches/vias
- 3. Barrier layer (TiN) deposition
- 4. Copper deposition by electroplating or chemical vapor deposition
  > Two step: thin seed layer + thick layer
- 5. Chemical-Mechanical Polishing (CMP), remove the excess

Note: TiN is conductor. Damascene is additive.





- Motivation: making the inter-layer vias without separate via process.
- 1. <u>Two layer</u> Dielectric Deposition
- 2. Trench etching (upper layer) using lithography and plasma etching
- 3. Via etching (lower oxide layer)
- 4. Barrier layer (TiN) deposition
- 5. Two step copper deposition
- Chemical-Mechanical Polishing (CMP), remove the excess copper






### **Dual Damascene Process**

#### The Damascene Process in TSV fabrication


- $\blacktriangleright$  A similar process is applied for TSV application, which has approximately 10 µm opening in diameter and about 105 µm depth, which give an aspect ratio of 10.5.



#### **Silicon Interposer Fabrication Process**




- TSV and redistribution layer (RDL) use Dual Damascene Process
- Under bump Metallization (UBM) use nickel to serve as barrier
- The interposers are thinning to 100um to assure TSV-C4 connection




#### **Categories of 2D-2.5D Chiplet Integration**






## Packaging Flow for Silicon Interposer






#### **Adanced Silicon Interposer Technology**


- To fabricate an interposer whose area is larger than reticle size, splitting and stitching is needed. Lithography stepper has less resolution at stitching boundaries.
- To enhance the power integrity, deep trench capacity (DTC) is required, like DRAM. DTC is embedded in silicon interposer with highk dielectronic.



### **Roadmap of CoWoS-S Technology**









#### Fan-Out Wafer Level Packaging Technology

- Fan-out wafer level packaging embeds multiple chips directly onto a thin carrier wafer (not in silicon). "OUT" means that paces are allocated around each chip.
- Chip-first with die face down: ① place on a carrier ② Epoxy Molding ③ RDL Chip-first with die face up: ① Cu stud and Die attach ② Molding ③ grindling ④ RDL




### **Organic Interposer Using Chip Last**

- Issues of Chip first technology: die drift due to molding process. Limited routing metal L/S (10µm for Face down, 5µm for face up)
- > Chip-last / RDL-first is developed to reduce the minimum L/S to  $2\mu m$ .



### **Packaging Flow Comparison for Fan Out**






## Fan-Out for Ultra High Performance Computing




- Full wafer integration (System-on-wafer) is an emerging technology for ultra-high performance computing and high bandwidth die-to-die communication.
- Leveraging Fan-Out technology is a SoW solution with Known-Good-Dies. It also allows heterogeneous integration of compute/IO/... chiplets and integrated power.


Tesla Dojo supercomputer is the first industry full-wafer heterogeneous integration technolgy with good process control and high quality RDL.



### What is Silicon Bridges and Why?


- $\succ$  Large area silicon interposer with TSV has extremely high.
- > High density interconnect only occurs in local and small area.





#### **Bridges Embedded in Substrate Process**







# Bridges Embedded in Epoxy Molding Compound



- FanOut technology use Epoxy molding compound (EMC) with RDLs, achieving 2µm line width
- Apple UltraFusion technology: 2xM1-Max = M1 Ultra






### Fan-Out Embedded Bridge Process



Cu pad/post are first built, and followed by molding and grinding to reveal post. Then, RDL fabrication and top die bonding. (i) (iii) (11) \_\_\_\_ Glass Glass Glass Cu Post Fabrication & Organic interposer fabrication Bridge die attach **RDL** fabrication (iv) (v) (vi) HBM SOC Glass Logic and memory die assembly C4 bump fabrication Flip Chip assembly

### The good scalability of Fan-Out Bridge

#### > Molding compound can achieve large area much easier than Si-interposer.



#### Comparison table to choose the technology I



		250	FOMCM		
Platform (R	ef. Flip Chip MCM)	2.5 D	FOM Die first high 2 X > 99 2 ~ 10 Organic/RDL Very high Solder, > 25/40 > 4 / 4 2 Limited Controllable < 55*55 High Low	Die last	
	Cost	Highest	high	Higher	
Supply Chain	Cycle time	1.5 X	2 X	1.5 X	
	Yield (%)	> 99		> 99	
	Die QTY	2 ~ 8	2 ~ 10	2 ~ 10	
	Interposer	TSI	Organic/RDL	Organic/RDL	
	I/O Counts	Very high	Very high	Very high	
	µJoint (size/pitch, μm)	Solder, > 25/40	Solder, > 25/40	Solder, > 25/40	
Chip Module	Cu Line (L/S, μm)	< 2 / 2	> 4 / 4	> 2 / 2	
	Chiplets integration	> 2	2	> 2	
	Design Scalable	Yes	Limited	Yes	
	Warpage	Controllable	Controllable	Controllable	
	Size	> 55*55	< 55*55	> 55*55	
Package	Warpage	Low	High	Low	
	C4 Stress	Very High	Low	Low	

### Comparison table to choose the technology II



Platform (Ref. Fli	ip Chip MCM)	FOEB	EMIB	
	Supply Chain	Simple	Complex	
Supply Chain	Assembly Cycle time	High	Std Flip chip process (Exclude substrate fabrication time)	
	Yield (%)	> 99	80 ~ 90% (Include substrate embedded bridge)	
	Die QTY	3 ~ 30	3 ~ 16	
	Interposer	Organic/RDL	Organic Substrate	
	I/O density	Very high	Std. Flip chip	
	μ-Joint (pitch, μm)	25~40	-	
Chip	Cu Line (L/S, μm)	0.8/0.8 ~ 10/10 (Scalable)	> 5/5	
	Chiplets integration	Excellent	Excellent	
	Design Scalable	Good	Good	
	Warpage	Low	Low	
	Size (mm²)	> 55*55	> 55*55	
Package	Coplanarity	Comparable	Comparable	
	C4 Stress	Low	Depend on die size	
Fackage			-	