

High-Speed Link Circuits and Systems for Chiplet

江文宁 芯片与系统前沿技术研究院

01

02

03

04

目录

CONTENTS

Introduction

What is high-speed link for Chiplet? What is the advanced features? Why we need it?

Signal Integrity What is signal integrity? The sources The impact

TX/RX What is RX?

> The architecture and circuit level implementation The advanced techniques

TX/RX Continue

More concerns The examples



1.ECEN720 from Sam Palermo, TAMU, "High speed wireline links circuit design"2.ECE 546 from Jose E. Schutt-Aine, UIUC, "High-Speed Links"3.Other internet info



Introduction





Sound, Optical, Electricity, Cable, Magnetism, ...











01 What is Interface?









Transmitter/ Receiver

Transmitter/ Receiver







Transmitter/ Receiver

Transmitter/ Receiver



01 What is Interface?





01 What is Interface?





博学而笃志 切问而近思

JUNE 12th

01 Conventional Package





Dual In-line Package 双列直插式封装



Small Outline Package SOP/TSOP/SSOP/VSOP 博学而笃**尖引出线封装**恩



Quad Flat Package (QFP 2.0-3.6mm/LQFP 1.4mm/ TQFP 1.0mm) 四方扁平式封装



Quad Flat No-leads Package 方形扁平无引脚封装



Land Grid Array 栅格阵列封装 金属触点,可拆卸



Ball Grid Array 球栅阵列封装 更小焊点,焊死

JUNE 12th

01 Conventional Package



- Separate chips
- Different packages: BGA, QFN, DIP...
- Long path: PCB trace, cable, wireless...
- Diverse standards: HDMI, USB Type-C, LVDS, SerDes...



01 Parallel or Serial?



Parallel: Multiple connections between chips

- Consumes more power
- Bigger ICs with complex packages
- Susceptible to EM interference
- Challenging skew balancing requirements
- Practically no latency

- Saves power
- Fewer pins makes compact IC
- Robust EM performance
- Clock can be recovered from data

Serial:

Single connection pair

Adds latency

Area → Cost!

01 What is parallel link?





- Total data=data_1line*N_{channel}
- Example: DDR4 is parallel link

博学而笃志 切问而近思

JUNE 12th

01 How to improve parallel data rate?





source synchronous interface

1. Higher clock rate?

- TX skew 50ps, channel skew 50ps, clock jitter ±50ps, RX sample 200ps
- Max clock frequency limit 2.5G(DDR), 1.25G(SDR)

01 How to improve parallel data rate?



2. More traces?

- Large area (IO PAD/ESD/package/cable) → cost!
- Simultaneous switching output (SSO) noise
- Crosstalk



01 How to improve parallel data rate?



2. More traces?

- Large area \rightarrow cost!
- Simultaneous switching output (SSO) noise→ differential traces?
 - \rightarrow small inductance? Vcc Vcc V ON OFF I/O Pin I/O Pin OFF ON

博学而笃志 切问而近恶

JUNE 12th





SERializer/DESerializer







SERializer/DESerializer



Parallel link

- Off-chip traces → expensive ⊗
- Clock rate limit 🛞

SerDes

- On-chip traces → convenient ☺
- No clock line (CDR) ©
- Differential link
- Equalization

01 What is high-speed link in Chiplet?





- Advanced Package (<=2mm)
 - High density, Low latency
- High bandwidth, High efficiency
 - Low BER, Universal







- Universal Chiplet Interconnect Express
- Open specification for die-to-die interconnect and serial bus between Chiplets.











(c) Two CXL stacks multiplexed inside the adapter

Multi-protocol to one adapter



博学而笃志 切问而~~~~

01

(b. Packaging Options: 2D and 2.5D)

JUNE 12th

FUDAN UNIVERSITY



Standard Package Module



No lane repair

Sideband:

- Out of channel for link training and interface;
- 2. Access of registers
- 3. Link management packets
- 4. Parameter exchanges



x64 and x32 Advanced Package Module



redundant for Valid
redundant for Clock and Track
redundant for 64 Data line
redundant for 32 Data line)





Valid framing example







1. TX byte framing (data valid); 2. Clock gating (fast response or idle) 博学而笃志 切问而近恩







Runtime clock retimer in RX





Forwarded clock frequency and phase

Data rate (GT/s)	Clock freq. (fCK) (GHz)	Phase -1	Phase-2	Deskew (Req/Opt)
32	16	90	270	Required
52	8	45	135	Required
24	12	90	270	Required
24	6	45	135	Required
16	8	90	270	Required
12	6	90	270	Required
8	4	90	270	Optional
4	2	90	270	Optional

Runtime clock retimer in RX





Groups for different bump pitches

Advanced backage	Bump Pitch (um)	Minimum Frequency (GT/s)	Expected Maximum Frequency (GT/s)
	Group 1: 25 - 30	4	12
	Group 2: 31 - 37	4	16
	Group 3: 38 - 44	4	24
	Group 4: 45 - 55	4	32

Advanced package \rightarrow small bump pitch \rightarrow low frequency, low power, small area, high density





Parameter	Advanced Package (x64)		Standard Package				
Data Width (per module)	64	64	64	16	16	16	16
Data Rate (GT/s)	4/8/12	16	24/32	4-16	4/8/12	16	24/32
Power Efficiency Target (pJ/b)	See Table 1-3						
Latency Target (TX+RX) (UI) ¹ (Target upper bound)	12	12	16	12	12	12	16
Idle Exit/Entry Latency (ns) (target upper bound)	0.5	1	1	0.5	0.5	1	1
Idle Power (% of peak power) (target upper bound)	15	15	15	15	15	15	15
Channel Reach (mm)	2	2	2	2-10	25	25	25
Die Edge Bandwidth Density (GB/s/mm) ²	See Table 1-3						
Bandwidth area density (GB/s/mm^2)	158/316/473	631	710/947	21-85	21/42/64	85	109/145
PHY dimension width (um) ³	388.8	388.8	388.8	571.5 ⁴	571.5 ⁴	571.5 ⁴	571.5 ⁴
PHY dimension Depth (um) ⁵	1043	1043		1320	1320	1320	1540
ESD ⁶	30V CDM (Anticipating going to 5-10V in Future.)						





UCIe Key Performance Targets

Metric	Link Speed/ Voltage	Advanced Package (x64)	Standard Package
	4 GT/s	165	28
	8 GT/s	329	56
Die Edge Bandwidth Density ¹	12 GT/s	494	84
(GB/s per mm)	16 GT/s	658	112
	24 GT/s	988	168
	32 GT/s	1317	224
	0.7 V (Supply Voltage)	0.5 (<=12 GT/s)	0.5 (4 GT/s)
Energy Efficiency ² (pJ/bit)		0.6 (>=16 GT/s)	1.0 (<=16 GT/s)
		-	1.25 (32 GT/s)
	0.5 V (Supply Voltage)	0.25 (<=12 GT/s)	0.5 (<=16 GT/s)
		0.3 (>=16 GT/s)	0.75 (32 GT/s)
Latency Target ³		<=2ns	

Latency includes the latency of the Adapter and the Physical Layer (FDI to bump delay) on Tx and Rx



Characteristics of UCIe on Standard Package

Index	Value
Supported speeds (per Lane)	4 GT/s, 8 GT/s, 12 GT/s, 16 GT/s, 24GT/s, 32 GT/s
Bump Pitch	100 um to 130 um
Channel reach (short reach)	10 mm
Channel reach (long reach)	25 mm
Daw Bit Error Date (BED) ¹	1e-27 (<= 8 GT/s)
	1e-15 (>= 12 GT/s)

Table 1-2.Characteristics of UCIe on Advanced Package

Index	Value	
Supported speeds (per Lane)	4 GT/s, 8 GT/s, 12 GT/s, 16 GT/s, 24 GT/s, 32 GT/s	
Bump pitch	25 um to 55 um	
Channel reach	2 mm	
Paw Bit Error Pate (BED) ¹	1e-27 (<=12GT/s)	
	1e-15 (>=16GT/s)	





Raw BER requirements

Package Type	Data Rate (GT/s)					
	4	8	12	16	24	32
Advanced Package	1E-27	1E-27	1E-27	1E-15	1E-15	1E-15
Standard Package	1E-27	1E-27	1E-15	1E-15	1E-15	1E-15

FEC: Forward Error Correction CRC: Cyclic Redundancy Check Low BER but large latency



5.7 Ball-out and Channel Specification

UCIe interconnect channel needs to meet the requirement of minimum rectangular eye open as specified in Table 5-9 under channel compliance simulation conditions with noiseless and jitter-less behavioral TX and RX models.

Figure 5-14. Example Eye diagram



Table 5-9.Eye requirements

Data Rate (GT/s)	Eye Height (mV)	Eye width (UI)
4, 8, 12, 16 ^{1 3}	40	0.75
24, 32 ^{1 2 3}	40	0.65

1. Rectangular mask.

2. With equalization enabled.

3. Based on minimum Tx swing specification.






PAM4: 2 bits per clock cycle



Non-return to zero (NRZ) and pulse-amplitude modulation (PAM)

01 What is different of D2D link?





UCIe D2D link is Parallel or Serial?

01 What is different of D2D link?





Hybrid: A Parallel link with Serialized on-chip bus!

What is different of D2D link? 01





博学而笃志 切问而近思





What is high-speed link for Chiplet?

A Parallel link with Serialized on-chip bus

• What is the advanced features?

High density, Low latency, High bandwidth, High efficiency, Low BER, Universal

• Why does we need it?

Chiplet is a new application differ from the conventional Parallel and Serial Links





ICS 31.200 CCS L56



小芯片接口总线技术要求

Technical requirements for chiplet interface bus

2023-01-13 发布

2023-02-13 实施

中国电子工业标准化技术协会 发布



前 言

本文件按照GB/T 1.1-2020《标准化工作导则 第1部分:标准化文件的结构和起草规则》的规定起草。

请注意本文件的某些内容可能涉及专利。本文件的发布机构不承担识别专利的责任。

本文件由中国电子技术标准化研究院提出。

本文件由中国电子技术标准化研究院和中国电子工业标准化技术协会归口。

本文件起草单位:中国电子技术标准化研究院、无锡芯光互连技术研究院有限公司、无锡芯光集成 电路互连技术产业服务中心、中国科学院计算技术研究所、芯耀辉科技有限公司、海光信息技术股份有 限公司、山东云海国创云计算装备产业创新中心有限公司、无锡众星微系统技术有限公司、芯动科技(珠 海)有限公司、苏州锐杰微科技集团有限公司、牛芯半导体(深圳)有限公司、宁波德图科技有限公司。 本文件主要起草人:郝沁汾、李永耀、彭弘瑞、彭一弘、展永政、曹江城、方刘禄、吴止境、林江、 程永波、曾令刚、吕佳杰、金伟强、何鑫、蒲菠、孔宪伟、任翔、尹航、刘军、赵明、李仁刚。







本文件所适用的场景见图1。



图 1 小芯片接口技术应用场景种类



4.4 体系架构

小芯片接口总线技术的体系架构见图2,主要包括数据链路层(Data Link Layer, DLL)、物理适配 层(Physical Adaptation Layer, PAL)和物理层(Physical Layer, PHY)等,后面将不加区别使用中文 或英文缩写概念。



图 2 标准内容体系结构图

数据链路层提供了物理层的初始化(Initialization)、事件管理(Event management)、信息交换的 状态机(State machines)以及缓冲机制(Buffering)等功能。





图 3 小芯片接口总线基本配置单元的逻辑接口框图

小芯片接口总线的逻辑接口框图见图3,其中,红色(上)和绿色(下)代表PAL的发射信号和接收 信号,蓝色(中)代表PHY层控制信号。图3中的发射和接收信号为基本配置单元模式。

PHY层信道接口类型不同,PHY层的发射信号和接收信号也有所不同。当PHY层采用并行总线接口时, 发射信号和接收信号分别为16通道的发送数据端口TXDQ[15:0]和16通道的接收数据端口RXDQ[15:0],速 率选择为2GT/s,4GT/s,6GT/s,8GT/s,12GT/s,16GT/s。当PHY层采用差分串行总线接口,发射信号 和接收信号分别为TXP[3:0]、TXN[3:0]和RXP[3:0]、RXN[3:0],速率选择为2GT/s,4GT/s,6GT/s,8GT/s, 12GT/s,16GT/s,20GT/s,24GT/s,28GT/s,32GT/s。接口种类与速率的对应关系见表1。



本节描述了单端和差分接口的关键性能指标。相关指标的物理要求如下:

1) 带宽线密度以×16为例,标准封装凸点间距为150µm,先进封装凸点间距为55µm;

- 2) 能效包括了所有物理层相关的电路功耗;
- 3) 延时时间包括了适配层和物理层,从TX到RX环回的延时时间;
- 4) 误码率包括 TX 和 RX 的误码率。

单端和差分接口的关键性能指标表见表2、表3。

性能	条件	先进封装	标准封装	单位
带宽线密度	2 GT/s	537.48	85.33	GT/s/mm
	4 GT/s	1075	170.67	GT/s/mm
	6 GT/s	1612.4	256	GT/s/mm
	8 GT/s	2150	341.33	GT/s/mm
	12 GT/s	3224.8	512	GT/s/mm
	16 GT/s	4300	682.67	GT/s/mm
能效	≤12 GT/s	1	1.25	pJ/bit
	≥16 GT/s	0.75	1	pJ/bit
延迟时间	TX+RX 有 FEC@<8 GT/s	26.00	26.00	ns
	TX+RX 有 FEC@8~16 GT/s	13.00	13.00	ns
	TX+RX	10.00	10.00	ns
	TX+RX <u>无 FEC@8~16 GT/s</u>	5.00	5.00	ns
误码率	有 FEC	1.00E-15	1.00E-15	1.F
	无 FEC	1.00E-12	1.00E-12	

表 2 单端接口的关键性能指标





表 3	差分接口的关键性能指标	

性能	条件	先进封装	标准封装	单位
带宽线密度	2 GT/s	268.74	42.67	GT/s/mm
	4 GT/s	537.5	85.33	GT/s/mm
	6 GT/s	806.2	128	GT/s/mm
	8 GT/s	1075	170.67	GT/s/mm
	12 GT/s	1612.4	256	GT/s/mm
	16 GT/s	2150	341.33	GT/s/mm
	20 GT/s	2687.5	426.65	GT/s/mm
	24 GT/s	3224.8	512	GT/s/mm
	28 GT/s	3762.5	597.31	GT/s/mm
	32 GT/s	4300	682.67	GT/s/mm
能效	≤12 GT/s	2	2.5	pJ/bit
	≥16 GT/s	1.5	2	pJ/bit
延迟时间	TX+RX 有 FEC@<8 GT/s	26.00	26.00	ns
	TX+RX 有 FEC@8~16 GT/s	13.00	13.00	ns
延迟时间	TX+RX 有 FEC@16~32 GT/s	9.00	9.00	ns
	TX+RX 无 FEC@<8 GT/s	10.00	10.00	ns
	TX+RX 无 FEC@8~16 GT/s	5.00	5.00	ns
	TX+RX 无 FEC@16~32 GT/s	5.00	5.00	ns
巴口本	有 FEC	1.00E-15	1.00E-15	-
误妈举	无 FEC	1.00E-12	1.00E-12	-



5.1.1 并行总线接口

并<mark>行总线接口信号</mark>列表见表4。

表 4 并行总线接口信号列表

符号	类型	描述	
RXDQ[15:0]	输入	接收方向数据	
TXDQ[15:0]	输出	发送方向数据	
RXCLKP/RXCLKN	输入	接收方向时钟信号(差分)	
TXCLKP/TXCLKN	输出	发送方向时钟信号(差分)	

5.1.2 <u>差分串行总线接口</u>

差分串行总线接口信号列表见表5。

表 5 差分串行总线接口信号列表

符号	类型	描述		
RXP[3:0]	输λ	接收方向数据信号 (美分)		
RXN[3:0]		按权力的数据值 5 (左方)		
TXP[3:0]	检山	生洋支向粉据信号(差公)		
TXN[3:0]	1111	及达力问数据信号(左方)		
RXCLKP	檢》(可选的)			
RXCLKN		按收力问时开信与 (左力)		
TXCLKP	益 山(可迭的)	发送方向时钟信号(美公)		
TXCLKN		及运力 回时 杆旧 与 (左方)		

01

《小芯片接口总线技术要求》



单端并行16接口,双向模式,凸点间距150µm,交错列凸点间距为250µm:



图 38 常规封装小芯片间互连凸点排布示意图(单端并行 16 接口)





差分串行16接口,双向模式,凸点间距150µm,交错列凸点间距为250µm:



图 39 常规封装小芯片间互连凸点排布示意图(差分串行 16 接口)









Signal Integrity

02 Channel Components





博学而笃志 切问而近思

[Sam Palermo, Texas A&M] JUNE 12th

02 IC Package Examples

- Wirebonding is most common die attach method
- Flip-chip packaging allows for more efficient heat removal
- 2D solder ball array on chip allows for more signals and lower signal and supply impedance





[Sam Palermo, Texas A&M]

02 IC Package Model





博学而笃志 切问而近思

[Sam Palermo, Texas A&M]

02 IC Package Model





博学而笃志 切问而近思

[Sam Palermo, Texas A&M]





 Typical boards have 4-8 signal layers and an equal number of power and ground planes

Max 100 layers

 Backplanes can have over 30 layers



[Sam Palermo, Texas A&M] JUNE 12th

博学而笃志 切问而近思

PCB

02

博学而笃志 切问而近思

[Sam Palermo, Texas A&M] JUNE 12th

02 PCB

- Signals typically on top and bottom layers
- GND/Power plane pairs and signal layer pairs alternate in board interior
- Typical copper trace thickness
 - "0.5oz" (17.5um) for signal layers
 - "1oz" (35um) for power planes





02 Connectors



- Important to maintain proper differential impedance through connector
- Crosstalk can be an issue in the connectors



博学而笃志切内丽江心

[Jaili ralelillo, lexas Activi]



[Sam Palermo, Texas A&M] JUNE 12th

02 Vias

- Used to connect PCB layers
- Made by drilling a hole through the board which is plated with copper
 - Pads connect to signal layers/traces
 - Clearance holes avoid power planes
- Expensive in terms of signal density and integrity
 - Consume multiple trace tracks
 - Typically lower impedance and create "stubs"





02 Impact of Via Stubs at Connectors





- Legacy BP has default straight vias
 - Creates severe nulls which kills signal integrity
- Refined BP has expensive backdrilled vias

博学而笃志 切问而近思

[Sam Palermo, Texas A&M]

14

02 Impact of Via Stubs at Connectors





≥2Gbps need Backdrill

博学而笃志 切问而近思





博学而笃志 切问而近思

[Oregon State U]



Transmission Line Parameters

Cross-sectional view of typical uniform interconnects:



- Capacitance between conductors, C (F/m)
- Inductance of conductor loop, L (H/m)
- Resistance of conductors (conductor loss), $R(\Omega/m)$
- Shunt conductance (dielectric loss), G (S/m)

R,**L**,**G**,**C** are specified as per-unit-length parameters

博学而笃志 切问而近思

[Oregon State U]



Propagation Speeds for Typical Dielectrics

Dielectric	Rel. Dielectric Constant Er	Propagation speed (cm/nsec)	Delay time per unit length (ps/cm)
Polyimide	2.5 - 3.5	16-19	53 - <mark>6</mark> 2
Silicon dioxide	3.9	15	66
Epoxy glass (PCB)	5.0	13	75
Alumina (ceramic)	9.5	10	103

博学而笃志 切问而近思

[Oregon State U]

02

Transmission Line Model





• Condition for LC or RLGC model (vs RC)

Wire	R	L	С	>f (LC wire)
AWG24 Twisted Pair	0.08Ω/m	400nH/m	40pF/m	32kHz
PCB Trace	5Ω/m	300nH/m	100pF/m	2.7MHz
On-Chip Min. Width M6 (0.18µm CMOS node)	40kΩ/m	4µH/m	300pF/m	1.6GHz

博学而笃志 切问而近思

[Sam Palermo, Texas A&M] JUNE 12th



Example T-Line Structures



ρ: Resistivity ε₀≈ 8.85×10^-12 F/m

博学而笃志 切问而近思

[Oregon State U]

02 Frequency-Dependent Loss Mechanisms (後年大学)

• The resistive (α_R) and dielectric (α_D) loss terms cause a signal propagating down a transmission-line to become attenuated with distance



- Resistive loss term is due to conductor skin effect
- Dielectric loss term is due to dielectric absorption
- Both terms increase with frequency, although at different rates

博学而笃志 切问而近思

[Sam Palermo, Texas A&M] JUNE 12th

02 Skin Effect (Resistive Loss)

- High-frequency current density falls off exponentially from conductor surface
- Skin depth, δ, is where current falls by e⁻¹ relative to full conductor
 - Decreases proportional to sqrt(frequency)
- Relevant at critical frequency f_s where skin depth equals half conductor height (or radius)
 - Above f_s resistance/loss increases proportional to sqrt(frequency)



For rectangular conductor:



[Sam Palermo, Texas A&M]



02 Skin Effect (Resistive Loss)





博学而笃志 切问而近思

02 How to Reduce Skin Effect?



- Reduce impedance: silver/gold-plating
- Reduce trace path and area
- Multi-small traces paralleling


02 Dielectric Absorption (Loss)

- An alternating electric field causes dielectric atoms to rotate and absorb signal energy in the form of heat
- Dielectric loss is expressed in terms of the loss tangent
- Loss increases directly proportional to frequency

博学而笃志 切问而近思

$$\tan \delta_D = \frac{G}{\omega C}$$

TABLE 3-4 Electrical Properties of PC Board Dielectrics		
Material	8 _r	tan d _D
Woven glass, epoxy resin ("FR-4")	4.7	0.035
Woven glass, polyimide resin	4.4	0.025
Woven glass, polyphenylene oxide resin (GETEK)	3.9	0.010
Woven glass, PTFE resin (Teflon)	2.55	0.005
Nonwoven glass, PTFE resin	2.25	0.001

[Dally]

$$\alpha_D = \frac{GZ_0}{2} = \frac{2\pi fC \tan \delta_D \sqrt{L/C}}{2}$$
$$= \pi f \tan \delta_D \sqrt{LC}$$

[Sam Palermo, Texas A&M]

博学而笃志 切问而近思

Reflection coefficient(from A to B):

 $\Gamma = \frac{Z_B - Z_A}{Z_B + Z_A} \qquad \text{[-1,1]}$



RX





RF Reflection 02

TΧ

RF Reflection





[Sam Palermo, Texas A&M]







[Sam Palermo, Texas A&M]



RF Reflection



$$V_{i} = 1V \left(\frac{50}{50+50}\right) = 0.5V$$
$$k_{rT} = \frac{0-50}{0+50} = -1$$
$$k_{rS} = \frac{50-50}{50+50} = 0$$



$$R_{s} = 50Ω$$

 $Z_{0} = 50Ω, t_{d} = 1ns$
 $R_{T} = 0Ω$



[Sam Palermo, Texas A&M]

博学而笃志 切问而近思

JUNE 12th

02

RF Reflection



$$V_{i} = 1V \left(\frac{50}{400 + 50}\right) = 0.111V$$
$$k_{rT} = \frac{600 - 50}{600 + 50} = 0.846$$
$$k_{rS} = \frac{400 - 50}{400 + 50} = 0.778$$

「 「 して して と 学 FUDAN UNIVERSITY

$$R_s = 400Ω$$

 $Z_0 = 50Ω, t_d = 1ns$
 $R_T = 600Ω$



[Sam Palermo, Texas A&M]







博学而笃志 切问而近思

t=3ns

Vs=0.278V

t=5ns

Vs=0.388V

t=7ns

Vs=0.461V

02

25

k_{rs}=0.778 k_{rT}=0.846 x=0 x=ℓ 0.111V t=1ns t=1ns V_T=0V 0.111V V_s=0.111V t=2ns

 $R_{s} = 400\Omega$ $Z_0 = 50\Omega, t_d = 1ns$ $R_{T} = 600 \Omega$

in (step begins at 1ns)

15

time (ns)

20

Rings up to 0.6V

10

/source

RF Reflection



0.0-

12.4ns

Ô.

5.0

1.07







10ns_

Reflection coefficient(from A to B):

$$\Gamma = \frac{Z_B - Z_A}{Z_B + Z_A} \qquad \text{[-1,1]}$$

博学而笃志 切问而近思

JUNE 12th

RF Reflection 02

Voltage (V)







Voltage (V)

- **Overshoot and Ringing** •
- $V_{\text{termination}} = V_{S}$ •
- **RLC** resonance •
- 博学而笃志 切问而近思

Termination Reflection Patterns





博学而笃志 切问而近思

02

[Sam Palermo, Texas A&M]

JUNE 12th

02 Termination Reflection Patterns





博学而笃志 切问而近思

[Sam Palermo, Texas A&M]



02 Termination

- No Termination
 - Little to absorb line energy
 - Can generate oscillating waveform
 - Line must be very short relative to signal transition time
 - n = 4 6
 - Limited off-chip use
- Source Termination
 - Source output takes 2 steps up
 - Used in moderate speed pointto-point connections





[Sam Palermo, Texas A&M]

02 Termination



- Receiver Termination
 - No reflection from receiver
 - Watch out for intermediate impedance discontinuities
 - Little to absorb reflections at driver
- Double Termination
 - Best configuration for min reflections
 - Reflections absorbed at both driver and receiver
 - Get half the swing relative to single termination
 - Most common termination scheme for high performance serial links

博学而笃志 切问而近思





[Sam Palermo, Texas A&M]

 $\Gamma = \frac{Z_B - Z_A}{Z_B + Z_A}$

5

0.4

0.2

0 -0

Reflection coefficient(from A to B):

[-1,1]



源端负反射

RX



10

15

Time (ns)

20

25



-0.667

TΧ



TX

RX

30

博学而笃志 切问而近思

 $R_{T}=50$ $t_{d}=1ns$ $R_{L}=\infty$

RX





02 Termination

R_D**=40**

W

ΤX

02 Signal Integrity Analysis



Lumped vs. Distributed Circuits

Lumped-Element Circuits:

- Physical dimensions of circuit are such that voltage across and current through conductors connecting elements does not vary.
- Current in two-terminal lumped circuit element does not vary (phase change or transit time are neglected)



Lumped Parameter Electrical Circuit (集总参数) \rightarrow Z/Y-parameter Physical dimensions (d) < < signal wavelength (λ)

02 Signal Integrity Analysis Lumped vs. Distributed Circuits



Distributed Circuits:

- · Current varies along conductors and elements;
- Voltage across points along conductor or within element varies
- ➔ phase change or transit time cannot be neglected



Distributed Parameter Electrical Circuit (分布参数) → S-parameter

Physical dimensions (d) not << signal wavelength (λ) 博学而笃志 切问而近恩





Two port network: specific reference port impedance (50ohm) S11: input port voltage reflection coefficient (return loss) S21: forward voltage gain (insertion loss) S12: reverse voltage gain (insertion loss) S22: output port voltage reflection coefficient (return loss)





$$egin{pmatrix} b_1 \ b_2 \end{pmatrix} = egin{pmatrix} S_{11} & S_{12} \ S_{21} & S_{22} \end{pmatrix} egin{pmatrix} a_1 \ a_2 \end{pmatrix}$$

Simulation:

Cadence: Allegro PCB SI Agilent : Advanced Design System (ADS) **Measurement:** Network analyzer

Two port network: S11: $(b1/a1)|_{a2=0}$ smaller \rightarrow better S12: $(b1/a2)|_{a1=0}$ approaching 0dB \rightarrow better S21: $(b2/a1)|_{a2=0}$ (gain) approaching 0dB \rightarrow better S22: $(b2/a2)|_{a1=0}$ smaller \rightarrow better Passive network S12=S21





#GRM32ER60E337ME05	
#In Production	
#2022/02/16	
#s11	
#DCOV 25degC series	
Frequency[Hz]	S11[dB]
100	-23. 05951722
104. 5792151	-23. 44324079
109.3681224	-23.82715631
114 076004	
114. 370324	-24. 21124013
114. 376324 119. 6138619	-24. 21124013 -24. 59546963
114. 376324 119. 6138619 125. 091238	-24. 21124013 -24. 59546963 -24. 9798233

Ceramic capacitor:

S11=-23dB@100Hz, Mag(S11)=0.0708

$$dB(S_{11}) = 20 \log_{10} [Mag (S_{11})] = -23 dB$$





Four port network: S11/S22/S33/S44: return loss S12/S21/S34/S43: insertion loss S13/S31/S24/S42: near-end crosstalk (NEXT) S14/S41/S23/S32: far-end crosstalk (FEXT)

- Why S Parameters?
 - Easy to measure
 - Y, Z parameters need open and short conditions
 - S parameters are obtained with nominal termination
 - S parameters based on incident and reflected wave ratio

Depend on Parallel / Serial

博学而笃志 切问而近思

17" Legacy BP/2Conn

Frequency (GHz)

-10 -20 -30 -30 -40 -50 -50 -70 -70

-80L 0

[Sam Palermo, Texas A&M]

Time (ns)

Channel Impulse Responses

JUNE 12th

03 Channel

博学而笃志 切问而近思

[Sam Palermo, Texas A&M]

Use a precise clock to chop the data into equal periods

overlay each period onto one plot

[Sam Palermo, Texas A&M]

Eye diagrams are a layered view of every bit transition combination

博学而笃志 切问而近思

[Keysight]

博学而笃志 切问而近思

[Keysight]

JUNE 12th

[ON Semiconductor]

Non-ideal Real-Time Eye

Noise: voltage detection error

博学而笃志 切问而近思

[Keysight]

Noise: voltage detection error

博学而笃志 切问而近思

[Anritsu]

Quality Factor = (Level1 - Level0) / (1Sigma1 + 1Sigma0)

博学而笃志 切问而近思

[普源精电RIGOL]

Non-ideal Real-Time Eye

Jitter:

• The deviation of the significant instances of a signal from their ideal locations in time

● Random Jitter (unbounded, rms jitter) /Deterministic Jitter(Bounded, Peak-to-Peak jitter) 博学而笃志 切问而近恩 JUNE 12th

03 Deterministic Jitter

Deterministic Jitter: predictable and repeatable behavior

博学而笃志 切问而近思

[Keysight]
03 Deterministic Jitter





博学而笃志 切问而近思

[普源精电RIGOL]



Random Jitter → Gaussian distribution Thermal noise, flicker noise or shot noise

博学而笃志 切问而近思

[Keysight]

03 Jitter





博学而笃志 切问而近思

[Keysight]





博学而笃志 切问而近思

Jitter PDF

03

[普源精电RIGOL]

復旦大學

FUDAN UNIVERSITY

03 Dual-Dirac Model





Figure 1: The dual-Dirac jitter distribution. In (a) the DJ and RJ distributions and, in (b), their convolution.

博学而笃志 切问而近思

[Tektronix]



Dual-Dirac Model





- Gaussian distribution of random noise
- Stationarity of jitter distribution

博学而笃志 切问而近思

[Keysight]

03 Dual-Dirac Model



$$BER(x) = \rho_T \int_x^{\infty} PDF(x') dx' + \rho_T \int_{-\infty}^x PDF(x'-T) dx'$$

 ρ_T is the logic transition density (i.e., the ratio of the number of transitions to the number of bits)

 $TJ(BER) = 2Q_{BER} \times RJ(\delta\delta) + DJ(\delta\delta)$ $RJ(\delta\delta) = \sigma \text{ and } DJ(\delta\delta) = \mu_R - \mu_L.$ $Q_{BER} \text{ is a constant}$

BER	Q_{BER}
10 ⁻¹⁰	6.3
10-11	6.7
10 ⁻¹²	7.0
10 ⁻¹³	7.4
10 ⁻¹⁴	7.7

博学而笃志 切问而近思

[Tektronix]

03

Dual-Dirac Model





Figure 2: An eye diagram with, (a) no jitter, (b) dual-Dirac DJ, (c) RJ and dual-Dirac DJ,

and (d) bathtub plot, BER(x).

博学而笃志 切问而近思

[Tektronix][普源精电RIGOL] JUNE 12th



[ON Semiconductor]

03 Eye Diagram





博学而笃志 切问而近思

[Anritsu]

03 Eye Diagrams vs Data Rate





博学而笃志 切问而近思

[Sam Palermo, Texas A&M]

03 Eye Diagrams vs Data Rate





博学而笃志 切问而近思

[Sam Palermo, Texas A&M]



- Previous bits residual state can distort the current bit, resulting in inter-symbol interference (ISI)
- ISI is caused by
 - Reflections, Channel resonances, Channel loss (dispersion)



博学而笃志 切问而近思



- At channel input (TX output), eye diagram is wide open
- As data pulses propagate through channel, they experience dispersion and have significant ISI
 - Result is a closed eye at channel output (RX input)



[Meghelli (IBM) ISSCC 2006]

博学而笃志 切问而近思



Time Series Plot:



"ISI" of Bitstream "11011" for a 10G Backplane

博学而笃志 切问而近思

[Utmel]





博学而笃志 切问而近思







- Passive R-C (or L) can implement high-pass transfer function to compensate for channel loss
- Cancel both precursor and long-tail ISI
- Can be purely passive or combined with an amplifier to provide gain





博学而笃志 切问而近思



 Passive structures offer excellent linearity, but no gain at Nyquist frequency





[Sam Palermo, Texas A&M]

博学而笃志 切问而近思



- Input amplifier with RC degeneration can provide frequency peaking with gain at Nyquist frequency
- Potentially limited by gainbandwidth of amplifier
- Amplifier must be designed for input linear range
 - Often TX eq. provides some low frequency attenuation
- Sensitive to PVT variations and can be hard to tune
- Generally limited to 1st-order compensation

[Gondi JSSC 2007] V_{DD} ≴R_D R_D≩ $\sqrt{\frac{\omega p1}{\omega z}}$ | H(f)| ⁽ⁱ⁾ p1 ⁽ⁱ⁾ p2 ωz Þ $H(s) = \frac{g_m}{C_p} \frac{s + \frac{1}{R_s C_s}}{\left(s + \frac{1 + g_m R_s/2}{R_s C_s}\right)\left(s + \frac{1}{R_p C_s}\right)}$ $\omega_z = \frac{1}{R_z C_z}, \ \omega_{p1} = \frac{1 + g_m R_s / 2}{R_z C_z}, \ \omega_{p2} = \frac{1}{R_z C_z}$ **DC** gain = $\frac{g_m R_D}{1 + g_m R_s/2}$, Ideal peak gain = $g_m R_D$ Ideal Peaking = $\frac{\text{Ideal peak gain}}{\text{DC gain}} = \frac{\omega_{p1}}{\omega_r} = 1 + g_m R_s/2$ 15

博学而笃志 切问而近思







博学而笃志 切问而近思

Can be hard to tune ٠



• Tune degeneration resistor and capacitor to adjust zero frequency and 1st pole which sets peaking and DC gain

- Increasing C_s moves zero and 1st pole to a lower frequency w/o impacting (ideal) peaking
- Increasing R_s moves zero to lower frequency and increases peaking (lowers DC gain)
 - Minimal impact on 1st pole



[Sam Palermo, Texas A&M]

03 RX FIR Equalization





Pros

- With sufficient dynamic range, can amplify high frequency content (rather than attenuate low frequencies)
- Can cancel ISI in pre-cursor and beyond filter span
- Filter tap coefficients can be adaptively tuned without any back-channel
- Cons
 - Amplifies noise/crosstalk
 - Implementation of analog delays
 - Tap precision

Eye-Pattern Diagrams at 1Gb/s on CAT5e*



*D. Hernandez-Garduno and J. Silva-Martinez, "A CMOS 1Gb/s 5-Tap Transversal Equalizer based on 3rd-Order Delay Cells," ISSCC. 2007.

11

博学而笃志 切问而近思

03 RX Analog FIR Equalization



• 5-tap equalizer with tap spacing of $T_b/2$



D. Hernandez-Garduno and J. Silva-Martinez, "A CMOS 1Gb/s 5-Tap Transversal Equalizer based on 3rd-Order Delay Cells," ISSCC, 2007.

博学而笃志 切问而近思

03 RX Digital FIR Equalization



- Digitize the input signal with high-speed low/medium resolution ADC and perform equalization in digital domain
 - Digital delays, multipliers, adders
 - Limited to ADC resolution
- Power can be high due to very fast ADC and digital filters



03 RX Digital FIR Equalization





- 12.5GS/s 4.5-bit Flash ADC in 65nm CMOS [Harwoo
- [Harwood ISSCC 2007]

- 2-tap FFE & 5-tap DFE
- XCVR power (inc. TX) = 330mW, Analog = 245mW, Digital = 85mW

博学而笃志 切问而近思







- Driving/Equalization/Termination
- Techniques:
 - Swing enhancement techniques,
 - Impedance control
 - Pad bandwidth extension
 - Slew-rate control

博学而笃志 切问而近思

03 TX Single-Ended Driver



- Finite supply impedance causes significant
 Simultaneous Switching
 Output (SSO) noise
 (xtalk)
- Necessitates large amounts of decoupling capacitance for supplies and reference voltage
 - Decap limits I/O area more that circuitry



博学而笃志 切问而近思

03 TX Differential Driver





- A difference between voltage or current is sent between two lines
- Requires 2x signal lines relative to single-ended signaling, but less return pins
- Advantages
 - Signal is self-referenced
 - Can achieve twice the signal swing
 - Rejects common-mode noise
 - Return current is ideally only DC

博学而笃志 切问而近思

03 Controlled-Impedance Drivers



- Signal integrity considerations (min. reflections) requires 50Ω driver output impedance
- To produce an output drive voltage
 - Current-mode drivers use Norton-equivalent parallel termination
 - Easier to control output impedance
 - Voltage-mode drivers use Thevenin-equivalent series termination
 - Potentially $\frac{1}{2}$ to $\frac{1}{4}$ the current for a given output swing



博学而笃志 切问而近思

03 Current-Mode Logic (CML) Driver





- Used in most high performance serial links
- Low voltage operation relative to push-pull driver
 - High output common-mode keeps current source saturated
- Can use DC or AC coupling
 - AC coupling requires data coding
- Differential pp RX swing is \pm IR/2 with double termination

博学而笃志 切问而近思

03 Current-Mode Logic (CML) Driver





博学而笃志 切问而近思

[Sam Palermo, Texas A&M]

03 Voltage-Mode Driver







$$V_{d,1} = (V_s/2)$$
$$V_{d,0} = -(V_s/2)$$
$$V_{d,pp} = V_s$$
$$I = (V_s/2R)$$
$$I = \frac{V_{d,pp}}{2R}$$

Differential Termination



$$V_{d,1} = (V_s/2)$$
$$V_{d,0} = -(V_s/2)$$
$$V_{d,pp} = V_s$$
$$I = (V_s/4R)$$
$$I = \frac{V_{d,pp}}{4R}$$

博学而笃志 切问而近思

03 Current-Mode vs Voltage-Mode



Driver/Termination	Current Level	Normalized Current Level
Current-Mode/SE	V _{d,pp} /Z ₀	1x
Current-Mode/Diff	V _{d,pp} /Z ₀	1x
Voltage-Mode/SE	$V_{d,pp}/2Z_0$	0.5x
Voltage-Mode/Diff	V _{d,pp} /4Z ₀	0.25x

- An ideal voltage-mode driver with differential RX termination enables a *potential* 4x reduction in driver power
- Actual driver power levels also depend on
 - Output impedance control
 - Pre-driver power
 - Equalization implementation

博学而笃志 切问而近思

03 RX Linear Equalization



- Linear RX equalizers don't discriminate between signal, noise, and cross-talk
 - While signal-to-distortion (ISI) ratio is improved, SNR remains unchanged



博学而笃志 切问而近思




博学而笃志 切问而近思



- DFE is a non-linear equalizer
- Slicer makes a symbol decision, i.e. quantizes input
- ISI is then directly subtracted from the incoming signal via a feedback FIR filter







Pros

- No noise and crosstalk amplification
- Filter tap coefficients can be adaptively tuned without any backchannel
- Cons
 - Cannot cancel precursor ISI
 - Critical feedback timing
 path
 - Timing of ISI subtraction complicates CDR phase detection



6Gb/s Eye - Refined BP Channel w/ No Eq 6Gb/s Eye - Refined BP Channel w/ RX DFE Eq



Track the history bits and predict the current condition then subtraction

博学而笃志 切问而近思

[Sam Palermo, Texas A&M]

JUNE 12th







only cancel ISI of the first two post-cursors

博学而笃志 切问而近思





- A DFE with FIR feedback requires many taps to cancel ISI
- Smooth channel long-tail ISI can be approximated as exponentially decaying
 - Examples include on-chip wires and silicon carrier wires

博学而笃志 切问而近思





- Large 1st post-cursor H1 is canceled with normal FIR feedback tap
- Smooth long tail ISI from 2nd post-cursor and beyond is canceled with low-pass IIR feedback filter
- Note: channel needs to be smooth (not many reflections) in order for this approach to work well

博学而笃志 切问而近思





pre and main cursors with tap coefficients to emphasis the main cursor

博学而笃志 切问而近思





- Equalizer has 14.4dB of frequency peaking Note: Ts=Tb=100ps
 - Attenuates DC at -14.4dB and passes Nyquist frequency at 0dB

pre and main cursors with tap coefficients to emphasis the main cursor

博学而笃志 切问而近思



Emphasis: 预加重(pre-emphasis)和去加重(de-emphasis) pre-emphasis: compensate the high-frequency loss de-emphasis: reduce mid-low frequency swing 博学而笃志 切问而近恩

JUNE 12th





Use more de-emphasis: reduce amplitude, saving power, reduce Electromagnetic Interference No decision, compensation with the signal amplitude

博学而笃志 切问而近思





博学而笃志 切问而近思





JUNE 12th

03 TX Equalization





 Need a "back-channel" to tune filter taps

博学而笃志 切问而近思